mirror of
https://github.com/id-Software/DOOM.git
synced 2025-07-27 15:37:31 +02:00
103 lines
3.5 KiB
C
103 lines
3.5 KiB
C
#include <conio.h>
|
|
#include <stdio.h>
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include <conio.h>
|
|
#include <ctype.h>
|
|
#include <dos.h>
|
|
#include <process.h>
|
|
#include <stdarg.h>
|
|
#include <bios.h>
|
|
#include <ctype.h>
|
|
|
|
|
|
#define INPUT(port) inportb(port)
|
|
#define OUTPUT(port,data) outportb(port,data)
|
|
#define CLI() disable()
|
|
#define STI() enable()
|
|
|
|
|
|
typedef enum {false, true} boolean;
|
|
typedef unsigned char byte;
|
|
|
|
|
|
#define TRANSMIT_HOLDING_REGISTER 0x00
|
|
#define RECEIVE_BUFFER_REGISTER 0x00
|
|
#define INTERRUPT_ENABLE_REGISTER 0x01
|
|
#define IER_RX_DATA_READY 0x01
|
|
#define IER_TX_HOLDING_REGISTER_EMPTY 0x02
|
|
#define IER_LINE_STATUS 0x04
|
|
#define IER_MODEM_STATUS 0x08
|
|
#define INTERRUPT_ID_REGISTER 0x02
|
|
#define IIR_MODEM_STATUS_INTERRUPT 0x00
|
|
#define IIR_TX_HOLDING_REGISTER_INTERRUPT 0x02
|
|
#define IIR_RX_DATA_READY_INTERRUPT 0x04
|
|
#define IIR_LINE_STATUS_INTERRUPT 0x06
|
|
#define FIFO_CONTROL_REGISTER 0x02
|
|
#define FCR_FIFO_ENABLE 0x01
|
|
#define FCR_RCVR_FIFO_RESET 0x02
|
|
#define FCR_XMIT_FIFO_RESET 0x04
|
|
#define FCR_RCVR_TRIGGER_LSB 0x40
|
|
#define FCR_RCVR_TRIGGER_MSB 0x80
|
|
#define FCR_TRIGGER_01 0x00
|
|
#define FCR_TRIGGER_04 0x40
|
|
#define FCR_TRIGGER_08 0x80
|
|
#define FCR_TRIGGER_14 0xc0
|
|
#define LINE_CONTROL_REGISTER 0x03
|
|
#define LCR_WORD_LENGTH_MASK 0x03
|
|
#define LCR_WORD_LENGTH_SELECT_0 0x01
|
|
#define LCR_WORD_LENGTH_SELECT_1 0x02
|
|
#define LCR_STOP_BITS 0x04
|
|
#define LCR_PARITY_MASK 0x38
|
|
#define LCR_PARITY_ENABLE 0x08
|
|
#define LCR_EVEN_PARITY_SELECT 0x10
|
|
#define LCR_STICK_PARITY 0x20
|
|
#define LCR_SET_BREAK 0x40
|
|
#define LCR_DLAB 0x80
|
|
#define MODEM_CONTROL_REGISTER 0x04
|
|
#define MCR_DTR 0x01
|
|
#define MCR_RTS 0x02
|
|
#define MCR_OUT1 0x04
|
|
#define MCR_OUT2 0x08
|
|
#define MCR_LOOPBACK 0x10
|
|
#define LINE_STATUS_REGISTER 0x05
|
|
#define LSR_DATA_READY 0x01
|
|
#define LSR_OVERRUN_ERROR 0x02
|
|
#define LSR_PARITY_ERROR 0x04
|
|
#define LSR_FRAMING_ERROR 0x08
|
|
#define LSR_BREAK_DETECT 0x10
|
|
#define LSR_THRE 0x20
|
|
#define MODEM_STATUS_REGISTER 0x06
|
|
#define MSR_DELTA_CTS 0x01
|
|
#define MSR_DELTA_DSR 0x02
|
|
#define MSR_TERI 0x04
|
|
#define MSR_DELTA_CD 0x08
|
|
#define MSR_CTS 0x10
|
|
#define MSR_DSR 0x20
|
|
#define MSR_RI 0x40
|
|
#define MSR_CD 0x80
|
|
#define DIVISOR_LATCH_LOW 0x00
|
|
#define DIVISOR_LATCH_HIGH 0x01
|
|
|
|
|
|
|
|
#define QUESIZE 2048
|
|
|
|
typedef struct
|
|
{
|
|
long head, tail; // bytes are put on head and pulled from tail
|
|
unsigned char data[QUESIZE];
|
|
} que_t;
|
|
|
|
void InitPort (void);
|
|
void ShutdownPort (void);
|
|
|
|
int read_byte( void );
|
|
void write_byte( int c );
|
|
|
|
|
|
void Error (char *error, ...);
|
|
|
|
extern int argc;
|
|
extern char **argv;
|