mirror of
https://github.com/Ryujinx/Ryujinx.git
synced 2024-09-10 13:43:17 +02:00
![]() * Implement ARM32 memory instructions: LDM, LDR, LDRB, LDRD, LDRH, LDRSB, LDRSH, STM, STR, STRB, STRD, STRH (immediate and register + immediate variants), implement CMP (immediate and register shifted by immediate variants) * Rename some opcode classes and flag masks for consistency * Fix a few suboptimal ARM32 codegen issues, only loads should be considered on decoder when checking if Rt == PC, and only NZCV flags should be considered for comparison optimizations * Take into account Rt2 for LDRD instructions aswell when checking if the instruction changes PC * Re-align arm32 instructions on the opcode table |
||
---|---|---|
.. | ||
Decoders | ||
Events | ||
Exceptions | ||
Instructions | ||
Memory | ||
State | ||
Translation | ||
ChocolArm64.csproj | ||
CpuThread.cs | ||
OpCodeTable.cs | ||
Optimizations.cs | ||
TranslatedSub.cs | ||
TranslatedSubType.cs | ||
Translator.cs | ||
TranslatorCache.cs |