mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-12-02 01:54:14 +01:00
9 lines
281 B
Plaintext
9 lines
281 B
Plaintext
|
# yosys synthesis script for post-synthesis simulation (make test_synth)
|
||
|
|
|
||
|
|
read_verilog picorv32.v
|
||
|
|
chparam -set COMPRESSED_ISA 1 -set ENABLE_MUL 1 -set ENABLE_DIV 1 \
|
||
|
|
-set ENABLE_IRQ 1 -set ENABLE_TRACE 1 picorv32_axi
|
||
|
|
hierarchy -top picorv32_axi
|
||
|
|
synth
|
||
|
|
write_verilog synth.v
|