mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-12-01 17:44:14 +01:00
71 lines
2.0 KiB
ArmAsm
71 lines
2.0 KiB
ArmAsm
|
# See LICENSE for license details.
|
||
|
|
|
||
|
|
#*****************************************************************************
|
||
|
|
# slti.S
|
||
|
|
#-----------------------------------------------------------------------------
|
||
|
|
#
|
||
|
|
# Test slti instruction.
|
||
|
|
#
|
||
|
|
|
||
|
|
#include "riscv_test.h"
|
||
|
|
#include "test_macros.h"
|
||
|
|
|
||
|
|
RVTEST_RV32U
|
||
|
|
RVTEST_CODE_BEGIN
|
||
|
|
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
# Arithmetic tests
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
|
||
|
|
TEST_IMM_OP( 2, slti, 0, 0x00000000, 0x000 );
|
||
|
|
TEST_IMM_OP( 3, slti, 0, 0x00000001, 0x001 );
|
||
|
|
TEST_IMM_OP( 4, slti, 1, 0x00000003, 0x007 );
|
||
|
|
TEST_IMM_OP( 5, slti, 0, 0x00000007, 0x003 );
|
||
|
|
|
||
|
|
TEST_IMM_OP( 6, slti, 0, 0x00000000, 0x800 );
|
||
|
|
TEST_IMM_OP( 7, slti, 1, 0x80000000, 0x000 );
|
||
|
|
TEST_IMM_OP( 8, slti, 1, 0x80000000, 0x800 );
|
||
|
|
|
||
|
|
TEST_IMM_OP( 9, slti, 1, 0x00000000, 0x7ff );
|
||
|
|
TEST_IMM_OP( 10, slti, 0, 0x7fffffff, 0x000 );
|
||
|
|
TEST_IMM_OP( 11, slti, 0, 0x7fffffff, 0x7ff );
|
||
|
|
|
||
|
|
TEST_IMM_OP( 12, slti, 1, 0x80000000, 0x7ff );
|
||
|
|
TEST_IMM_OP( 13, slti, 0, 0x7fffffff, 0x800 );
|
||
|
|
|
||
|
|
TEST_IMM_OP( 14, slti, 0, 0x00000000, 0xfff );
|
||
|
|
TEST_IMM_OP( 15, slti, 1, 0xffffffff, 0x001 );
|
||
|
|
TEST_IMM_OP( 16, slti, 0, 0xffffffff, 0xfff );
|
||
|
|
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
# Source/Destination tests
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
|
||
|
|
TEST_IMM_SRC1_EQ_DEST( 17, sltiu, 1, 11, 13 );
|
||
|
|
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
# Bypassing tests
|
||
|
|
#-------------------------------------------------------------
|
||
|
|
|
||
|
|
TEST_IMM_DEST_BYPASS( 18, 0, slti, 0, 15, 10 );
|
||
|
|
TEST_IMM_DEST_BYPASS( 19, 1, slti, 1, 10, 16 );
|
||
|
|
TEST_IMM_DEST_BYPASS( 20, 2, slti, 0, 16, 9 );
|
||
|
|
|
||
|
|
TEST_IMM_SRC1_BYPASS( 21, 0, slti, 1, 11, 15 );
|
||
|
|
TEST_IMM_SRC1_BYPASS( 22, 1, slti, 0, 17, 8 );
|
||
|
|
TEST_IMM_SRC1_BYPASS( 23, 2, slti, 1, 12, 14 );
|
||
|
|
|
||
|
|
TEST_IMM_ZEROSRC1( 24, slti, 0, 0xfff );
|
||
|
|
TEST_IMM_ZERODEST( 25, slti, 0x00ff00ff, 0xfff );
|
||
|
|
|
||
|
|
TEST_PASSFAIL
|
||
|
|
|
||
|
|
RVTEST_CODE_END
|
||
|
|
|
||
|
|
.data
|
||
|
|
RVTEST_DATA_BEGIN
|
||
|
|
|
||
|
|
TEST_DATA
|
||
|
|
|
||
|
|
RVTEST_DATA_END
|