mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-12-02 01:54:14 +01:00
25 lines
473 B
Systemverilog
25 lines
473 B
Systemverilog
|
package sc64;
|
||
|
|
|
||
|
|
typedef enum bit [2:0] {
|
||
|
|
ID_N64_SDRAM,
|
||
|
|
ID_N64_BOOTLOADER,
|
||
|
|
ID_N64_FLASHRAM,
|
||
|
|
ID_N64_DDREGS,
|
||
|
|
ID_N64_CPU,
|
||
|
|
__ID_N64_END
|
||
|
|
} e_n64_id;
|
||
|
|
|
||
|
|
typedef enum bit [3:0] {
|
||
|
|
ID_CPU_RAM,
|
||
|
|
ID_CPU_BOOTLOADER,
|
||
|
|
ID_CPU_GPIO,
|
||
|
|
ID_CPU_I2C,
|
||
|
|
ID_CPU_USB,
|
||
|
|
ID_CPU_UART,
|
||
|
|
__ID_CPU_END
|
||
|
|
} e_cpu_id;
|
||
|
|
|
||
|
|
parameter UART_BAUD_RATE = 1_000_000;
|
||
|
|
|
||
|
|
endpackage
|