mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-12-27 13:31:53 +01:00
85 lines
2.6 KiB
ArmAsm
85 lines
2.6 KiB
ArmAsm
|
# See LICENSE for license details.
|
||
|
|
||
|
#*****************************************************************************
|
||
|
# slt.S
|
||
|
#-----------------------------------------------------------------------------
|
||
|
#
|
||
|
# Test slt instruction.
|
||
|
#
|
||
|
|
||
|
#include "riscv_test.h"
|
||
|
#include "test_macros.h"
|
||
|
|
||
|
RVTEST_RV32U
|
||
|
RVTEST_CODE_BEGIN
|
||
|
|
||
|
#-------------------------------------------------------------
|
||
|
# Arithmetic tests
|
||
|
#-------------------------------------------------------------
|
||
|
|
||
|
TEST_RR_OP( 2, slt, 0, 0x00000000, 0x00000000 );
|
||
|
TEST_RR_OP( 3, slt, 0, 0x00000001, 0x00000001 );
|
||
|
TEST_RR_OP( 4, slt, 1, 0x00000003, 0x00000007 );
|
||
|
TEST_RR_OP( 5, slt, 0, 0x00000007, 0x00000003 );
|
||
|
|
||
|
TEST_RR_OP( 6, slt, 0, 0x00000000, 0xffff8000 );
|
||
|
TEST_RR_OP( 7, slt, 1, 0x80000000, 0x00000000 );
|
||
|
TEST_RR_OP( 8, slt, 1, 0x80000000, 0xffff8000 );
|
||
|
|
||
|
TEST_RR_OP( 9, slt, 1, 0x00000000, 0x00007fff );
|
||
|
TEST_RR_OP( 10, slt, 0, 0x7fffffff, 0x00000000 );
|
||
|
TEST_RR_OP( 11, slt, 0, 0x7fffffff, 0x00007fff );
|
||
|
|
||
|
TEST_RR_OP( 12, slt, 1, 0x80000000, 0x00007fff );
|
||
|
TEST_RR_OP( 13, slt, 0, 0x7fffffff, 0xffff8000 );
|
||
|
|
||
|
TEST_RR_OP( 14, slt, 0, 0x00000000, 0xffffffff );
|
||
|
TEST_RR_OP( 15, slt, 1, 0xffffffff, 0x00000001 );
|
||
|
TEST_RR_OP( 16, slt, 0, 0xffffffff, 0xffffffff );
|
||
|
|
||
|
#-------------------------------------------------------------
|
||
|
# Source/Destination tests
|
||
|
#-------------------------------------------------------------
|
||
|
|
||
|
TEST_RR_SRC1_EQ_DEST( 17, slt, 0, 14, 13 );
|
||
|
TEST_RR_SRC2_EQ_DEST( 18, slt, 1, 11, 13 );
|
||
|
TEST_RR_SRC12_EQ_DEST( 19, slt, 0, 13 );
|
||
|
|
||
|
#-------------------------------------------------------------
|
||
|
# Bypassing tests
|
||
|
#-------------------------------------------------------------
|
||
|
|
||
|
TEST_RR_DEST_BYPASS( 20, 0, slt, 1, 11, 13 );
|
||
|
TEST_RR_DEST_BYPASS( 21, 1, slt, 0, 14, 13 );
|
||
|
TEST_RR_DEST_BYPASS( 22, 2, slt, 1, 12, 13 );
|
||
|
|
||
|
TEST_RR_SRC12_BYPASS( 23, 0, 0, slt, 0, 14, 13 );
|
||
|
TEST_RR_SRC12_BYPASS( 24, 0, 1, slt, 1, 11, 13 );
|
||
|
TEST_RR_SRC12_BYPASS( 25, 0, 2, slt, 0, 15, 13 );
|
||
|
TEST_RR_SRC12_BYPASS( 26, 1, 0, slt, 1, 10, 13 );
|
||
|
TEST_RR_SRC12_BYPASS( 27, 1, 1, slt, 0, 16, 13 );
|
||
|
TEST_RR_SRC12_BYPASS( 28, 2, 0, slt, 1, 9, 13 );
|
||
|
|
||
|
TEST_RR_SRC21_BYPASS( 29, 0, 0, slt, 0, 17, 13 );
|
||
|
TEST_RR_SRC21_BYPASS( 30, 0, 1, slt, 1, 8, 13 );
|
||
|
TEST_RR_SRC21_BYPASS( 31, 0, 2, slt, 0, 18, 13 );
|
||
|
TEST_RR_SRC21_BYPASS( 32, 1, 0, slt, 1, 7, 13 );
|
||
|
TEST_RR_SRC21_BYPASS( 33, 1, 1, slt, 0, 19, 13 );
|
||
|
TEST_RR_SRC21_BYPASS( 34, 2, 0, slt, 1, 6, 13 );
|
||
|
|
||
|
TEST_RR_ZEROSRC1( 35, slt, 0, -1 );
|
||
|
TEST_RR_ZEROSRC2( 36, slt, 1, -1 );
|
||
|
TEST_RR_ZEROSRC12( 37, slt, 0 );
|
||
|
TEST_RR_ZERODEST( 38, slt, 16, 30 );
|
||
|
|
||
|
TEST_PASSFAIL
|
||
|
|
||
|
RVTEST_CODE_END
|
||
|
|
||
|
.data
|
||
|
RVTEST_DATA_BEGIN
|
||
|
|
||
|
TEST_DATA
|
||
|
|
||
|
RVTEST_DATA_END
|