mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-23 14:29:14 +01:00
16 lines
198 B
Systemverilog
16 lines
198 B
Systemverilog
|
module sd_cmd (
|
||
|
|
input clk,
|
||
|
|
input reset,
|
||
|
|
|
||
|
|
sd_scb.cmd sd_scb,
|
||
|
|
|
||
|
|
input sd_clk_rising,
|
||
|
|
input sd_clk_falling,
|
||
|
|
|
||
|
|
inout sd_cmd
|
||
|
|
);
|
||
|
|
|
||
|
|
assign sd_cmd = 1'bZ;
|
||
|
|
|
||
|
|
endmodule
|