mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-30 01:04:13 +01:00
40 lines
886 B
Systemverilog
40 lines
886 B
Systemverilog
|
interface if_dd();
|
||
|
|
||
|
logic hard_reset;
|
||
|
logic cmd_request;
|
||
|
logic cmd_ack;
|
||
|
logic [7:0] command;
|
||
|
logic [15:0] status;
|
||
|
logic [15:0] data_input;
|
||
|
logic [15:0] data_output;
|
||
|
logic bm_request;
|
||
|
logic [15:0] bm_control;
|
||
|
logic [15:0] bm_status;
|
||
|
|
||
|
modport n64 (
|
||
|
output hard_reset,
|
||
|
output cmd_request,
|
||
|
input cmd_ack,
|
||
|
output command,
|
||
|
input status,
|
||
|
output data_input,
|
||
|
input data_output,
|
||
|
output bm_request,
|
||
|
output bm_control,
|
||
|
input bm_status
|
||
|
);
|
||
|
|
||
|
modport cpu (
|
||
|
input hard_reset,
|
||
|
input cmd_request,
|
||
|
output cmd_ack,
|
||
|
input command,
|
||
|
output status,
|
||
|
input data_input,
|
||
|
output data_output,
|
||
|
input bm_request,
|
||
|
input bm_control,
|
||
|
output bm_status
|
||
|
);
|
||
|
|
||
|
endinterface
|