mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-23 22:29:15 +01:00
[SC64][FW] Added placeholder test point outputs in the FPGA project
This commit is contained in:
parent
8a49e954ce
commit
0e868b5ad5
@ -194,6 +194,9 @@ LOCATE COMP "sdram_dqm[0]" SITE "97" ;
|
||||
LOCATE COMP "sdram_dqm[1]" SITE "73" ;
|
||||
LOCATE COMP "sdram_ras" SITE "94" ;
|
||||
LOCATE COMP "sdram_we" SITE "96" ;
|
||||
LOCATE COMP "test_point[0]" SITE "23" ;
|
||||
LOCATE COMP "test_point[1]" SITE "24" ;
|
||||
LOCATE COMP "test_point[2]" SITE "25" ;
|
||||
LOCATE COMP "usb_clk" SITE "12" ;
|
||||
LOCATE COMP "usb_cs" SITE "11" ;
|
||||
LOCATE COMP "usb_miosi[0]" SITE "22" ;
|
||||
|
@ -51,7 +51,10 @@ module top (
|
||||
output mcu_miso,
|
||||
|
||||
// Unused I/O
|
||||
output n64_video_sync
|
||||
|
||||
output n64_video_sync,
|
||||
|
||||
output [2:0] test_point
|
||||
);
|
||||
|
||||
logic clk;
|
||||
@ -278,4 +281,6 @@ module top (
|
||||
|
||||
assign n64_video_sync = 1'bZ;
|
||||
|
||||
assign test_point = 3'b000;
|
||||
|
||||
endmodule
|
||||
|
Loading…
Reference in New Issue
Block a user