The-Homebrew-Cloud/SummerCart64
2
0
Fork 0
mirror of https://github.com/Polprzewodnikowy/SummerCart64.git synced 2024-11-22 05:59:15 +01:00
Code Issues Packages Projects Releases Wiki Activity

moved bit value threshold and stop bit timeout in joybus interface

Browse Source
This commit is contained in:
Mateusz Faderewski 2024-01-23 00:10:14 +01:00
parent 3eae2b92b4
commit 3462479457
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
fw/rtl/n64/n64_si.sv
View File

@ -77,7 +77,7 @@ module n64_si (
// RX bit generator // RX bit generator
logic [3:0] rx_sub_bit_counter; logic [4:0] rx_sub_bit_counter;
logic rx_timeout; logic rx_timeout;
logic rx_bit_valid; logic rx_bit_valid;
logic rx_bit_data; logic rx_bit_data;
@ -94,7 +94,7 @@ module n64_si (
always_comb begin always_comb begin
rx_timeout = si_clk_rising_edge && si_dq_in && (&rx_sub_bit_counter); rx_timeout = si_clk_rising_edge && si_dq_in && (&rx_sub_bit_counter);
rx_bit_valid = si_dq_rising_edge; rx_bit_valid = si_dq_rising_edge;
rx_bit_data = (rx_sub_bit_counter >= 4'd3) ? 1'b0 : 1'b1; rx_bit_data = (rx_sub_bit_counter > 5'd4) ? 1'b0 : 1'b1;
end end
@ -124,7 +124,7 @@ module n64_si (
logic rx_stop; logic rx_stop;
always_comb begin always_comb begin
rx_stop = si_clk_rising_edge && si_dq_in && (rx_sub_bit_counter == 4'd7) && (rx_bit_counter == 3'd1); rx_stop = si_clk_rising_edge && si_dq_in && (rx_sub_bit_counter == 5'd16) && (rx_bit_counter == 3'd1);
end end