This commit is contained in:
Polprzewodnikowy 2022-07-22 12:52:41 +02:00
parent 47633e3f36
commit 4ea0abd022

View File

@ -1,7 +1,7 @@
<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="sc64" device="LCMXO2-7000HC-6TG144C" default_implementation="impl1">
<Options/>
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy">
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Timing">
<Options VerilogStandard="System Verilog" def_top="top" top="top"/>
<Source name="../../rtl/memory/mem_bus.sv" type="Verilog" type_short="Verilog">
<Options VerilogStandard="System Verilog"/>