mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2025-02-17 04:36:20 +01:00
88 lines
1.7 KiB
Systemverilog
88 lines
1.7 KiB
Systemverilog
module cpu_soc (
|
|
if_system.sys sys,
|
|
|
|
input [7:0] gpio_i,
|
|
output [7:0] gpio_o,
|
|
output [7:0] gpio_oe,
|
|
|
|
inout i2c_scl,
|
|
inout i2c_sda,
|
|
|
|
output usb_clk,
|
|
output usb_cs,
|
|
input usb_miso,
|
|
inout [3:0] usb_miosi,
|
|
input usb_pwren,
|
|
|
|
input uart_rxd,
|
|
output uart_txd,
|
|
input uart_cts,
|
|
output uart_rts
|
|
);
|
|
|
|
enum bit [3:0] {
|
|
RAM,
|
|
BOOTLOADER,
|
|
GPIO,
|
|
I2C,
|
|
USB,
|
|
UART,
|
|
__NUM_DEVICES
|
|
} e_address_map;
|
|
|
|
if_cpu_bus #(
|
|
.NUM_DEVICES(__NUM_DEVICES)
|
|
) bus (
|
|
.clk(sys.clk),
|
|
.reset(sys.reset)
|
|
);
|
|
|
|
cpu_wrapper # (
|
|
.ENTRY_DEVICE(BOOTLOADER)
|
|
) cpu_wrapper_inst (
|
|
.bus(bus)
|
|
);
|
|
|
|
cpu_ram cpu_ram_inst (
|
|
.bus(bus.at[RAM].device)
|
|
);
|
|
|
|
cpu_bootloader cpu_bootloader_inst (
|
|
.bus(bus.at[BOOTLOADER].device)
|
|
);
|
|
|
|
cpu_gpio cpu_gpio_inst (
|
|
.bus(bus.at[GPIO].device),
|
|
.gpio_i(gpio_i),
|
|
.gpio_o(gpio_o),
|
|
.gpio_oe(gpio_oe)
|
|
);
|
|
|
|
cpu_i2c cpu_i2c_inst (
|
|
.bus(bus.at[I2C].device),
|
|
.i2c_scl(i2c_scl),
|
|
.i2c_sda(i2c_sda)
|
|
);
|
|
|
|
cpu_usb cpu_usb_inst (
|
|
.sys(sys),
|
|
.bus(bus.at[USB].device),
|
|
.usb_clk(usb_clk),
|
|
.usb_cs(usb_cs),
|
|
.usb_miso(usb_miso),
|
|
.usb_miosi(usb_miosi),
|
|
.usb_pwren(usb_pwren)
|
|
);
|
|
|
|
cpu_uart #(
|
|
.BAUD_RATE(1_000_000)
|
|
) cpu_uart_inst (
|
|
.bus(bus.at[UART].device),
|
|
.uart_rxd(uart_rxd),
|
|
.uart_txd(uart_txd),
|
|
.uart_cts(uart_cts),
|
|
.uart_rts(uart_rts)
|
|
);
|
|
|
|
endmodule
|