mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-12-01 17:44:14 +01:00
69 lines
2.2 KiB
ArmAsm
69 lines
2.2 KiB
ArmAsm
# See LICENSE for license details.
|
|
|
|
#*****************************************************************************
|
|
# srai.S
|
|
#-----------------------------------------------------------------------------
|
|
#
|
|
# Test srai instruction.
|
|
#
|
|
|
|
#include "riscv_test.h"
|
|
#include "test_macros.h"
|
|
|
|
RVTEST_RV32U
|
|
RVTEST_CODE_BEGIN
|
|
|
|
#-------------------------------------------------------------
|
|
# Arithmetic tests
|
|
#-------------------------------------------------------------
|
|
|
|
TEST_IMM_OP( 2, srai, 0x00000000, 0x00000000, 0 );
|
|
TEST_IMM_OP( 3, srai, 0xc0000000, 0x80000000, 1 );
|
|
TEST_IMM_OP( 4, srai, 0xff000000, 0x80000000, 7 );
|
|
TEST_IMM_OP( 5, srai, 0xfffe0000, 0x80000000, 14 );
|
|
TEST_IMM_OP( 6, srai, 0xffffffff, 0x80000001, 31 );
|
|
|
|
TEST_IMM_OP( 7, srai, 0x7fffffff, 0x7fffffff, 0 );
|
|
TEST_IMM_OP( 8, srai, 0x3fffffff, 0x7fffffff, 1 );
|
|
TEST_IMM_OP( 9, srai, 0x00ffffff, 0x7fffffff, 7 );
|
|
TEST_IMM_OP( 10, srai, 0x0001ffff, 0x7fffffff, 14 );
|
|
TEST_IMM_OP( 11, srai, 0x00000000, 0x7fffffff, 31 );
|
|
|
|
TEST_IMM_OP( 12, srai, 0x81818181, 0x81818181, 0 );
|
|
TEST_IMM_OP( 13, srai, 0xc0c0c0c0, 0x81818181, 1 );
|
|
TEST_IMM_OP( 14, srai, 0xff030303, 0x81818181, 7 );
|
|
TEST_IMM_OP( 15, srai, 0xfffe0606, 0x81818181, 14 );
|
|
TEST_IMM_OP( 16, srai, 0xffffffff, 0x81818181, 31 );
|
|
|
|
#-------------------------------------------------------------
|
|
# Source/Destination tests
|
|
#-------------------------------------------------------------
|
|
|
|
TEST_IMM_SRC1_EQ_DEST( 17, srai, 0xff000000, 0x80000000, 7 );
|
|
|
|
#-------------------------------------------------------------
|
|
# Bypassing tests
|
|
#-------------------------------------------------------------
|
|
|
|
TEST_IMM_DEST_BYPASS( 18, 0, srai, 0xff000000, 0x80000000, 7 );
|
|
TEST_IMM_DEST_BYPASS( 19, 1, srai, 0xfffe0000, 0x80000000, 14 );
|
|
TEST_IMM_DEST_BYPASS( 20, 2, srai, 0xffffffff, 0x80000001, 31 );
|
|
|
|
TEST_IMM_SRC1_BYPASS( 21, 0, srai, 0xff000000, 0x80000000, 7 );
|
|
TEST_IMM_SRC1_BYPASS( 22, 1, srai, 0xfffe0000, 0x80000000, 14 );
|
|
TEST_IMM_SRC1_BYPASS( 23, 2, srai, 0xffffffff, 0x80000001, 31 );
|
|
|
|
TEST_IMM_ZEROSRC1( 24, srai, 0, 31 );
|
|
TEST_IMM_ZERODEST( 25, srai, 33, 20 );
|
|
#
|
|
TEST_PASSFAIL
|
|
|
|
RVTEST_CODE_END
|
|
|
|
.data
|
|
RVTEST_DATA_BEGIN
|
|
|
|
TEST_DATA
|
|
|
|
RVTEST_DATA_END
|