mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-26 15:44:14 +01:00
ff69030643
* isv support + usb/dd improvements
* make room for saves
* update offset
* fixed debug address
* idk
* exception
* ironed out all broken stuff
* cleanup
* return epc fix
* better
* more cleanup
* even more cleanup
* mooore cleanup
* fixed printf
* no assert
* improved docker build, pyft232 instead of pyserial
* fixed displaying long message strings
description test
* just straight cleanup
* smallest cleanup
* PAL
* cpu buffer
* n64 bootloader done
* super slow usb storage reading implemented
* reduced buffer size
* usb gets fast
* little cleanup
* double buffered reads
* removed separate event id
* ISV in hardware finally
* small exception changes
* mac testing
* py spacing
* fsd write, rtc, isv and reset fixes
* fixxx
* good stopping point
* usb fixed?
* pretend we have 128 MB sdram
* backup
* chmod
* test
* test done
* more tests
* user rm
* help
* final fix
* updated component values
* nice asset names
* cic 64dd support
* ddipl enable separation
* pre DMA rewrite, created dedicated buffer memory space, simplified code
* dma rewrite, needs testing
* moved xml
* dd basics
* timing
* 64dd working yet again, isv brought back, dma fixes, usb path rewrite, pc code rewrite
* added usb read functionality, general cleanup
* changed mem addressing
* added fpga flash update access
* added mcu update
* chmod
* little cleanup
* update format and stuff
* fixes
* uninitialized fix
* small fixes
* update fixes
* update stuff done
* fpga update tested
* build time fix
* boot fix
* test timing
* readme test
* test 2
* reports
* testseet
* final
* build test
* forgot
* button and naming
* General cleanup
And multiline commit message test
* Exception screen UI touch ups
* display separation and tests beginning
* pc software update
* pc software done
* timing test
* delete launch.json
* sw fixes
* fixed button hole diameter in shell
* small cleanup, rpi testing
* shell fillet fix, pc rtc printing
* added cfg lock mechanism
* moved lock to cfg address space
* extended ROM and ISV fixes
* preliminary sd card support
* little sd card cleanup
* sd menu fixes
* 5 second limit
* reduced shell thickness
* basic led act blinking
* faster sd menu loading
* inst cache invalidate
* sd card writing is working
* SD card CSD and CID registers
* wait for previous command
* led error codes
* fixed cfg_translate_address use
* 64dd from sd card working
* 64dd speedup and button handling
* delayed address latching cycle - might break other builds, needs testing
* bootloader improvements
* small fixes
* return previous cfg when setting new
* cache stuff
* unfloader debug protocol support
* UNFLoader style debug command line support
* requirements.txt
* shell groove fillet
* reset state inside controller
* fixed fast PI read, added PI R/W fifo debug info
* PI access prioritize
* SD clock stop when RX FIFO is more than half full
* flash erase method change
* CFG error handling, TLOZ MM debug ISV support
* CIC5167 support
* general fixes
* USB unplugged cable handling
* turn off led when changing between error/act modes
* rtc 2 bit clock stop support
* line endings
* Revert "line endings"
This reverts commit d0ddfe5ec7
.
* PI address debug
* readme test
* diagram update
* diagram background
* diagram background
* diagram background
* updated readme
125 lines
3.3 KiB
C
125 lines
3.3 KiB
C
#include "fpga.h"
|
|
#include "hw.h"
|
|
|
|
|
|
uint8_t fpga_id_get (void) {
|
|
fpga_cmd_t cmd = CMD_IDENTIFY;
|
|
uint8_t id;
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(&id, 1, SPI_RX);
|
|
hw_spi_stop();
|
|
|
|
return id;
|
|
}
|
|
|
|
uint32_t fpga_reg_get (fpga_reg_t reg) {
|
|
fpga_cmd_t cmd = CMD_REG_READ;
|
|
uint32_t value;
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(®, 1, SPI_TX);
|
|
hw_spi_trx((uint8_t *) (&value), 4, SPI_RX);
|
|
hw_spi_stop();
|
|
|
|
return value;
|
|
}
|
|
|
|
void fpga_reg_set (fpga_reg_t reg, uint32_t value) {
|
|
fpga_cmd_t cmd = CMD_REG_WRITE;
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(®, 1, SPI_TX);
|
|
hw_spi_trx((uint8_t *) (&value), 4, SPI_TX);
|
|
hw_spi_stop();
|
|
}
|
|
|
|
void fpga_mem_read (uint32_t address, size_t length, uint8_t *buffer) {
|
|
fpga_cmd_t cmd = CMD_MEM_READ;
|
|
uint8_t buffer_address = 0;
|
|
size_t dma_length = length;
|
|
if ((dma_length % 2) != 0) {
|
|
dma_length += 1;
|
|
}
|
|
|
|
fpga_reg_set(REG_MEM_ADDRESS, address);
|
|
fpga_reg_set(REG_MEM_SCR, (dma_length << MEM_SCR_LENGTH_BIT) | MEM_SCR_START);
|
|
while (fpga_reg_get(REG_MEM_SCR) & MEM_SCR_BUSY);
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(&buffer_address, 1, SPI_TX);
|
|
hw_spi_trx(buffer, length, SPI_RX);
|
|
hw_spi_stop();
|
|
}
|
|
|
|
void fpga_mem_write (uint32_t address, size_t length, uint8_t *buffer) {
|
|
fpga_cmd_t cmd = CMD_MEM_WRITE;
|
|
uint8_t buffer_address = 0;
|
|
size_t dma_length = length;
|
|
if ((dma_length % 2) != 0) {
|
|
dma_length += 1;
|
|
}
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(&buffer_address, 1, SPI_TX);
|
|
hw_spi_trx(buffer, length, SPI_TX);
|
|
hw_spi_stop();
|
|
|
|
fpga_reg_set(REG_MEM_ADDRESS, address);
|
|
fpga_reg_set(REG_MEM_SCR, (dma_length << MEM_SCR_LENGTH_BIT) | MEM_SCR_DIRECTION | MEM_SCR_START);
|
|
while (fpga_reg_get(REG_MEM_SCR) & MEM_SCR_BUSY);
|
|
}
|
|
|
|
void fpga_mem_copy (uint32_t src, uint32_t dst, size_t length) {
|
|
size_t dma_length = length;
|
|
if ((dma_length % 2) != 0) {
|
|
dma_length += 1;
|
|
}
|
|
|
|
fpga_reg_set(REG_MEM_ADDRESS, src);
|
|
fpga_reg_set(REG_MEM_SCR, (dma_length << MEM_SCR_LENGTH_BIT) | MEM_SCR_START);
|
|
while (fpga_reg_get(REG_MEM_SCR) & MEM_SCR_BUSY);
|
|
|
|
fpga_reg_set(REG_MEM_ADDRESS, dst);
|
|
fpga_reg_set(REG_MEM_SCR, (dma_length << MEM_SCR_LENGTH_BIT) | MEM_SCR_DIRECTION | MEM_SCR_START);
|
|
while (fpga_reg_get(REG_MEM_SCR) & MEM_SCR_BUSY);
|
|
}
|
|
|
|
uint8_t fpga_usb_status_get (void) {
|
|
fpga_cmd_t cmd = CMD_USB_STATUS;
|
|
uint8_t status;
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(&status, 1, SPI_RX);
|
|
hw_spi_stop();
|
|
|
|
return status;
|
|
}
|
|
|
|
uint8_t fpga_usb_pop (void) {
|
|
fpga_cmd_t cmd = CMD_USB_READ;
|
|
uint8_t data;
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(&data, 1, SPI_RX);
|
|
hw_spi_stop();
|
|
|
|
return data;
|
|
}
|
|
|
|
void fpga_usb_push (uint8_t data) {
|
|
fpga_cmd_t cmd = CMD_USB_WRITE;
|
|
|
|
hw_spi_start();
|
|
hw_spi_trx((uint8_t *) (&cmd), 1, SPI_TX);
|
|
hw_spi_trx(&data, 1, SPI_TX);
|
|
hw_spi_stop();
|
|
}
|