mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-23 06:19:16 +01:00
58 lines
1.2 KiB
Systemverilog
58 lines
1.2 KiB
Systemverilog
module n64_soc (
|
|
if_system sys,
|
|
if_config cfg,
|
|
if_dma.memory dma,
|
|
|
|
input n64_pi_alel,
|
|
input n64_pi_aleh,
|
|
input n64_pi_read,
|
|
input n64_pi_write,
|
|
inout [15:0] n64_pi_ad,
|
|
|
|
input n64_si_clk,
|
|
inout n64_si_dq,
|
|
|
|
output sdram_cs,
|
|
output sdram_ras,
|
|
output sdram_cas,
|
|
output sdram_we,
|
|
output [1:0] sdram_ba,
|
|
output [12:0] sdram_a,
|
|
inout [15:0] sdram_dq
|
|
);
|
|
|
|
if_n64_bus bus ();
|
|
|
|
n64_pi n64_pi_inst (
|
|
.sys(sys),
|
|
.cfg(cfg),
|
|
.bus(bus),
|
|
|
|
.n64_pi_alel(n64_pi_alel),
|
|
.n64_pi_aleh(n64_pi_aleh),
|
|
.n64_pi_read(n64_pi_read),
|
|
.n64_pi_write(n64_pi_write),
|
|
.n64_pi_ad(n64_pi_ad)
|
|
);
|
|
|
|
n64_sdram n64_sdram_inst (
|
|
.sys(sys),
|
|
.bus(bus.at[sc64::ID_N64_SDRAM].device),
|
|
.dma(dma),
|
|
|
|
.sdram_cs(sdram_cs),
|
|
.sdram_ras(sdram_ras),
|
|
.sdram_cas(sdram_cas),
|
|
.sdram_we(sdram_we),
|
|
.sdram_ba(sdram_ba),
|
|
.sdram_a(sdram_a),
|
|
.sdram_dq(sdram_dq)
|
|
);
|
|
|
|
n64_bootloader n64_bootloader_inst (
|
|
.sys(sys),
|
|
.bus(bus.at[sc64::ID_N64_BOOTLOADER].device)
|
|
);
|
|
|
|
endmodule
|