mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-22 14:09:16 +01:00
ff69030643
* isv support + usb/dd improvements
* make room for saves
* update offset
* fixed debug address
* idk
* exception
* ironed out all broken stuff
* cleanup
* return epc fix
* better
* more cleanup
* even more cleanup
* mooore cleanup
* fixed printf
* no assert
* improved docker build, pyft232 instead of pyserial
* fixed displaying long message strings
description test
* just straight cleanup
* smallest cleanup
* PAL
* cpu buffer
* n64 bootloader done
* super slow usb storage reading implemented
* reduced buffer size
* usb gets fast
* little cleanup
* double buffered reads
* removed separate event id
* ISV in hardware finally
* small exception changes
* mac testing
* py spacing
* fsd write, rtc, isv and reset fixes
* fixxx
* good stopping point
* usb fixed?
* pretend we have 128 MB sdram
* backup
* chmod
* test
* test done
* more tests
* user rm
* help
* final fix
* updated component values
* nice asset names
* cic 64dd support
* ddipl enable separation
* pre DMA rewrite, created dedicated buffer memory space, simplified code
* dma rewrite, needs testing
* moved xml
* dd basics
* timing
* 64dd working yet again, isv brought back, dma fixes, usb path rewrite, pc code rewrite
* added usb read functionality, general cleanup
* changed mem addressing
* added fpga flash update access
* added mcu update
* chmod
* little cleanup
* update format and stuff
* fixes
* uninitialized fix
* small fixes
* update fixes
* update stuff done
* fpga update tested
* build time fix
* boot fix
* test timing
* readme test
* test 2
* reports
* testseet
* final
* build test
* forgot
* button and naming
* General cleanup
And multiline commit message test
* Exception screen UI touch ups
* display separation and tests beginning
* pc software update
* pc software done
* timing test
* delete launch.json
* sw fixes
* fixed button hole diameter in shell
* small cleanup, rpi testing
* shell fillet fix, pc rtc printing
* added cfg lock mechanism
* moved lock to cfg address space
* extended ROM and ISV fixes
* preliminary sd card support
* little sd card cleanup
* sd menu fixes
* 5 second limit
* reduced shell thickness
* basic led act blinking
* faster sd menu loading
* inst cache invalidate
* sd card writing is working
* SD card CSD and CID registers
* wait for previous command
* led error codes
* fixed cfg_translate_address use
* 64dd from sd card working
* 64dd speedup and button handling
* delayed address latching cycle - might break other builds, needs testing
* bootloader improvements
* small fixes
* return previous cfg when setting new
* cache stuff
* unfloader debug protocol support
* UNFLoader style debug command line support
* requirements.txt
* shell groove fillet
* reset state inside controller
* fixed fast PI read, added PI R/W fifo debug info
* PI access prioritize
* SD clock stop when RX FIFO is more than half full
* flash erase method change
* CFG error handling, TLOZ MM debug ISV support
* CIC5167 support
* general fixes
* USB unplugged cable handling
* turn off led when changing between error/act modes
* rtc 2 bit clock stop support
* line endings
* Revert "line endings"
This reverts commit d0ddfe5ec7.
* PI address debug
* readme test
* diagram update
* diagram background
* diagram background
* diagram background
* updated readme
127 lines
6.5 KiB
XML
127 lines
6.5 KiB
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<BaliProject version="3.2" title="sc64" device="LCMXO2-7000HC-6TG144C" default_implementation="impl1">
|
|
<Options/>
|
|
<Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="release">
|
|
<Options VerilogStandard="System Verilog" def_top="top" top="top"/>
|
|
<Source name="../../rtl/memory/mem_bus.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/fifo/fifo_bus.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/fifo/fifo_junction.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/mcu/mcu_spi.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/mcu/mcu_top.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/memory/memory_arbiter.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/memory/memory_bram.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/memory/memory_dma.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/memory/memory_flash.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/memory/memory_sdram.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_cfg.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_dd.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_flashram.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_pi.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_pi_fifo.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_reg_bus.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_scb.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_si.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/n64/n64_top.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_clk.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_cmd.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_crc_7.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_crc_16.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_dat.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_scb.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/sd/sd_top.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/usb/usb_ft1248.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/vendor_scb.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/lcmxo2/fifo_8kb.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/lcmxo2/pll.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/lcmxo2/vendor.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog"/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/lcmxo2/generated/efb_lattice_generated.v" type="Verilog" type_short="Verilog">
|
|
<Options/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/lcmxo2/generated/fifo_8kb_lattice_generated.v" type="Verilog" type_short="Verilog">
|
|
<Options/>
|
|
</Source>
|
|
<Source name="../../rtl/vendor/lcmxo2/generated/pll_lattice_generated.v" type="Verilog" type_short="Verilog">
|
|
<Options/>
|
|
</Source>
|
|
<Source name="../../rtl/top.sv" type="Verilog" type_short="Verilog">
|
|
<Options VerilogStandard="System Verilog" top_module="top"/>
|
|
</Source>
|
|
<Source name="impl1/sc64.xcf" type="Programming Project File" type_short="Programming">
|
|
<Options/>
|
|
</Source>
|
|
<Source name="sc64.lpf" type="Logic Preference" type_short="LPF">
|
|
<Options/>
|
|
</Source>
|
|
<Source name="si.rva" type="Reveal Analyzer Project File" type_short="RVA" excluded="TRUE">
|
|
<Options/>
|
|
</Source>
|
|
<Source name="si.rvl" type="Reveal" type_short="Reveal" excluded="TRUE">
|
|
<Options/>
|
|
</Source>
|
|
</Implementation>
|
|
<Strategy name="debug" file="debug.sty"/>
|
|
<Strategy name="release" file="release.sty"/>
|
|
</BaliProject>
|