mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-27 08:04:14 +01:00
44 lines
708 B
Systemverilog
44 lines
708 B
Systemverilog
module sd_top (
|
|
input clk,
|
|
input reset,
|
|
|
|
sd_scb sd_scb,
|
|
|
|
fifo_bus.fifo fifo_bus,
|
|
|
|
output sd_clk,
|
|
inout sd_cmd,
|
|
inout [3:0] sd_dat
|
|
);
|
|
|
|
assign sd_dat = 4'hZ;
|
|
|
|
logic sd_clk_rising;
|
|
logic sd_clk_falling;
|
|
|
|
sd_clk sd_clk_inst (
|
|
.clk(clk),
|
|
.reset(reset),
|
|
|
|
.sd_scb(sd_scb),
|
|
|
|
.sd_clk_rising(sd_clk_rising),
|
|
.sd_clk_falling(sd_clk_falling),
|
|
|
|
.sd_clk(sd_clk)
|
|
);
|
|
|
|
sd_cmd sd_cmd_inst (
|
|
.clk(clk),
|
|
.reset(reset),
|
|
|
|
.sd_scb(sd_scb),
|
|
|
|
.sd_clk_rising(sd_clk_rising),
|
|
.sd_clk_falling(sd_clk_falling),
|
|
|
|
.sd_cmd(sd_cmd)
|
|
);
|
|
|
|
endmodule
|