mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-22 22:19:14 +01:00
421d0438f3
This PR completely removes `task.c / task.h` from `sw/controller` STM32 code. Additionally, these changes were implemented: - Updated IPL3 - Added new diagnostic data (voltage and temperature) readout commands for USB and N64 - Fixed some issues with FlashRAM save type - Joybus timings were relaxed to accommodate communication with unsynchronized master controller (like _Datel Game Killer_, thanks @RWeick) - N64 embedded test program now waits for release of button press to proceed - Fixed issue where, in rare circumstances, I2C peripheral in STM32 would get locked-up on power-up - LED blinking behavior on SD card access was changed - LED blink duration on save writeback has been extended - Minor fixes through the entire of hardware abstraction layer for STM32 code - Primer now correctly detects issues with I2C bus during first time programming - `primer.py` script gives more meaningful error messages - Fixed bug where RTC time was always written on N64FlashcartMenu boot - sc64deployer now displays "Diagnostic data" instead of "MCU stack usage"
237 lines
5.3 KiB
Systemverilog
237 lines
5.3 KiB
Systemverilog
interface n64_scb ();
|
|
|
|
logic n64_reset;
|
|
logic n64_nmi;
|
|
|
|
logic bootloader_enabled;
|
|
logic rom_write_enabled;
|
|
logic rom_shadow_enabled;
|
|
logic rom_extended_enabled;
|
|
logic sram_enabled;
|
|
logic sram_banked;
|
|
logic flashram_enabled;
|
|
logic dd_enabled;
|
|
logic ddipl_enabled;
|
|
logic eeprom_enabled;
|
|
logic eeprom_16k_mode;
|
|
|
|
logic dd_write;
|
|
logic [6:0] dd_address;
|
|
logic [15:0] dd_rdata;
|
|
logic [15:0] dd_wdata;
|
|
|
|
logic flashram_pending;
|
|
logic flashram_done;
|
|
logic [9:0] flashram_page;
|
|
logic flashram_sector_or_all;
|
|
logic flashram_write_or_erase;
|
|
logic flashram_read_mode;
|
|
logic flashram_write;
|
|
logic [5:0] flashram_address;
|
|
logic [15:0] flashram_wdata;
|
|
|
|
logic sram_done;
|
|
|
|
logic eeprom_write;
|
|
logic [10:0] eeprom_address;
|
|
logic [7:0] eeprom_rdata;
|
|
logic [7:0] eeprom_wdata;
|
|
|
|
logic rtc_pending;
|
|
logic rtc_done;
|
|
logic rtc_wdata_valid;
|
|
logic [41:0] rtc_rdata;
|
|
logic [41:0] rtc_wdata;
|
|
|
|
logic cfg_unlock;
|
|
logic cfg_pending;
|
|
logic cfg_done;
|
|
logic cfg_error;
|
|
logic cfg_irq;
|
|
logic [7:0] cfg_cmd;
|
|
logic [31:0] cfg_rdata [0:1];
|
|
logic [31:0] cfg_wdata [0:1];
|
|
logic [31:0] cfg_identifier;
|
|
|
|
logic [15:0] save_count;
|
|
|
|
logic cic_invalid_region;
|
|
logic cic_disabled;
|
|
logic cic_64dd_mode;
|
|
logic cic_region;
|
|
logic [7:0] cic_seed;
|
|
logic [47:0] cic_checksum;
|
|
|
|
logic pi_sdram_active;
|
|
logic pi_flash_active;
|
|
logic [35:0] pi_debug;
|
|
|
|
modport controller (
|
|
input n64_reset,
|
|
input n64_nmi,
|
|
|
|
output bootloader_enabled,
|
|
output rom_write_enabled,
|
|
output rom_shadow_enabled,
|
|
output rom_extended_enabled,
|
|
output sram_enabled,
|
|
output sram_banked,
|
|
output flashram_enabled,
|
|
output dd_enabled,
|
|
output ddipl_enabled,
|
|
output eeprom_enabled,
|
|
output eeprom_16k_mode,
|
|
|
|
input flashram_pending,
|
|
output flashram_done,
|
|
input flashram_page,
|
|
input flashram_sector_or_all,
|
|
input flashram_write_or_erase,
|
|
|
|
input rtc_pending,
|
|
output rtc_done,
|
|
output rtc_wdata_valid,
|
|
input rtc_rdata,
|
|
output rtc_wdata,
|
|
|
|
input cfg_pending,
|
|
output cfg_done,
|
|
output cfg_error,
|
|
output cfg_irq,
|
|
input cfg_cmd,
|
|
input cfg_rdata,
|
|
output cfg_wdata,
|
|
output cfg_identifier,
|
|
|
|
input save_count,
|
|
|
|
input cic_invalid_region,
|
|
output cic_disabled,
|
|
output cic_64dd_mode,
|
|
output cic_region,
|
|
output cic_seed,
|
|
output cic_checksum,
|
|
|
|
input pi_debug
|
|
);
|
|
|
|
modport pi (
|
|
output n64_reset,
|
|
output n64_nmi,
|
|
|
|
input bootloader_enabled,
|
|
input rom_write_enabled,
|
|
input rom_shadow_enabled,
|
|
input rom_extended_enabled,
|
|
input sram_enabled,
|
|
input sram_banked,
|
|
input flashram_enabled,
|
|
input dd_enabled,
|
|
input ddipl_enabled,
|
|
|
|
output sram_done,
|
|
|
|
input flashram_read_mode,
|
|
|
|
input cfg_unlock,
|
|
|
|
output pi_sdram_active,
|
|
output pi_flash_active,
|
|
output pi_debug
|
|
);
|
|
|
|
modport flashram (
|
|
output flashram_pending,
|
|
input flashram_done,
|
|
output flashram_page,
|
|
output flashram_sector_or_all,
|
|
output flashram_write_or_erase,
|
|
|
|
output flashram_read_mode,
|
|
|
|
output flashram_write,
|
|
output flashram_address,
|
|
output flashram_wdata
|
|
);
|
|
|
|
modport si (
|
|
input eeprom_enabled,
|
|
input eeprom_16k_mode,
|
|
|
|
output eeprom_write,
|
|
output eeprom_address,
|
|
input eeprom_rdata,
|
|
output eeprom_wdata,
|
|
|
|
output rtc_pending,
|
|
input rtc_done,
|
|
input rtc_wdata_valid,
|
|
output rtc_rdata,
|
|
input rtc_wdata
|
|
);
|
|
|
|
modport dd (
|
|
input n64_reset,
|
|
input n64_nmi,
|
|
|
|
output dd_write,
|
|
output dd_address,
|
|
input dd_rdata,
|
|
output dd_wdata
|
|
);
|
|
|
|
modport bram (
|
|
input flashram_write,
|
|
input flashram_address,
|
|
input flashram_wdata,
|
|
|
|
input eeprom_write,
|
|
input eeprom_address,
|
|
output eeprom_rdata,
|
|
input eeprom_wdata,
|
|
|
|
input dd_write,
|
|
input dd_address,
|
|
output dd_rdata,
|
|
input dd_wdata
|
|
);
|
|
|
|
modport cfg (
|
|
input n64_reset,
|
|
input n64_nmi,
|
|
|
|
output cfg_unlock,
|
|
output cfg_pending,
|
|
input cfg_done,
|
|
input cfg_error,
|
|
input cfg_irq,
|
|
output cfg_cmd,
|
|
output cfg_rdata,
|
|
input cfg_wdata,
|
|
input cfg_identifier
|
|
);
|
|
|
|
modport save_counter (
|
|
input eeprom_write,
|
|
input sram_done,
|
|
input flashram_done,
|
|
|
|
output save_count
|
|
);
|
|
|
|
modport cic (
|
|
output cic_invalid_region,
|
|
input cic_disabled,
|
|
input cic_64dd_mode,
|
|
input cic_region,
|
|
input cic_seed,
|
|
input cic_checksum
|
|
);
|
|
|
|
modport arbiter (
|
|
input pi_sdram_active,
|
|
input pi_flash_active
|
|
);
|
|
|
|
endinterface
|