mirror of
https://github.com/Polprzewodnikowy/SummerCart64.git
synced 2024-11-30 01:04:13 +01:00
63 lines
1.1 KiB
ArmAsm
63 lines
1.1 KiB
ArmAsm
# See LICENSE for license details.
|
|
|
|
#*****************************************************************************
|
|
# jal.S
|
|
#-----------------------------------------------------------------------------
|
|
#
|
|
# Test jal instruction.
|
|
#
|
|
|
|
#include "riscv_test.h"
|
|
#include "test_macros.h"
|
|
|
|
.option norvc
|
|
|
|
RVTEST_RV32U
|
|
RVTEST_CODE_BEGIN
|
|
|
|
#-------------------------------------------------------------
|
|
# Test 2: Basic test
|
|
#-------------------------------------------------------------
|
|
|
|
test_2:
|
|
li TESTNUM, 2
|
|
li ra, 0
|
|
|
|
linkaddr_2:
|
|
jal target_2
|
|
nop
|
|
nop
|
|
|
|
j fail
|
|
|
|
target_2:
|
|
la x2, linkaddr_2
|
|
addi x2, x2, 4
|
|
bne x2, ra, fail
|
|
|
|
#-------------------------------------------------------------
|
|
# Test delay slot instructions not executed nor bypassed
|
|
#-------------------------------------------------------------
|
|
|
|
TEST_CASE( 3, x2, 3, \
|
|
li x2, 1; \
|
|
jal 1f; \
|
|
addi x2, x2, 1; \
|
|
addi x2, x2, 1; \
|
|
addi x2, x2, 1; \
|
|
addi x2, x2, 1; \
|
|
1: addi x2, x2, 1; \
|
|
addi x2, x2, 1; \
|
|
)
|
|
|
|
TEST_PASSFAIL
|
|
|
|
RVTEST_CODE_END
|
|
|
|
.data
|
|
RVTEST_DATA_BEGIN
|
|
|
|
TEST_DATA
|
|
|
|
RVTEST_DATA_END
|