| .. |
|
cpu_bus.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_cfg.sv
|
[SC64][FW][SW] Added command to reconfigure FPGA from software (#10)
|
2021-10-29 00:19:17 +02:00 |
|
cpu_dma.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_flash.sv
|
[SC64][FW][SW] Load CPU software directly from embedded flash in FPGA (#9)
|
2021-10-26 23:44:09 +02:00 |
|
cpu_flashram.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_gpio.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_i2c.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_ram.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_sdram.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_si.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_soc.sv
|
[SC64][FW][SW] Load CPU software directly from embedded flash in FPGA (#9)
|
2021-10-26 23:44:09 +02:00 |
|
cpu_uart.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_usb.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
|
cpu_wrapper.sv
|
[SC64][FW][SW] Complete fw/sw rewrite with RISC-V softcore CPU as flashcart controller (#5)
|
2021-09-25 20:00:36 +02:00 |
