mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2025-01-24 06:51:17 +01:00
docs/DSP: Fix SBCLR and SBSET being backwards
Dolphin has them with SBCLR as 1200 and SBSET as 1300 since the inital megacommit: 775dc8a9c0/Source/Plugins/Plugin_DSP_LLE/Src/opcodes.cpp (L67-L68)
This commit is contained in:
parent
13051ee291
commit
000f7b102a
@ -2911,28 +2911,9 @@ There are two pairs of conditions that work similarly: \texttt{EQ}/\texttt{NE} a
|
||||
\end{DSPOpcodeOperation}
|
||||
\end{DSPOpcode}
|
||||
|
||||
\begin{DSPOpcode}{SBSET}
|
||||
\begin{DSPOpcodeBytefield}{16}
|
||||
\monobitbox{4}{0001} & \monobitbox{4}{0010} & \monobitbox{4}{0000} & \monobitbox{4}{0iii}
|
||||
\end{DSPOpcodeBytefield}
|
||||
|
||||
\begin{DSPOpcodeFormat}
|
||||
SBSET #I
|
||||
\end{DSPOpcodeFormat}
|
||||
|
||||
\begin{DSPOpcodeDescription}
|
||||
\item Set bit of status register \Register{\$sr}. Bit number is calculated by adding 6 to immediate value \Value{I}; thus, bits 6 through 13 (\texttt{LZ} through \texttt{AM}) can be set with this instruction.
|
||||
\end{DSPOpcodeDescription}
|
||||
|
||||
\begin{DSPOpcodeOperation}
|
||||
$sr |= 1 << (I + 6)
|
||||
$pc++
|
||||
\end{DSPOpcodeOperation}
|
||||
\end{DSPOpcode}
|
||||
|
||||
\begin{DSPOpcode}{SBCLR}
|
||||
\begin{DSPOpcodeBytefield}{16}
|
||||
\monobitbox{4}{0001} & \monobitbox{4}{0011} & \monobitbox{4}{0000} & \monobitbox{4}{0iii}
|
||||
\monobitbox{4}{0001} & \monobitbox{4}{0010} & \monobitbox{4}{0000} & \monobitbox{4}{0iii}
|
||||
\end{DSPOpcodeBytefield}
|
||||
|
||||
\begin{DSPOpcodeFormat}
|
||||
@ -2949,6 +2930,25 @@ There are two pairs of conditions that work similarly: \texttt{EQ}/\texttt{NE} a
|
||||
\end{DSPOpcodeOperation}
|
||||
\end{DSPOpcode}
|
||||
|
||||
\begin{DSPOpcode}{SBSET}
|
||||
\begin{DSPOpcodeBytefield}{16}
|
||||
\monobitbox{4}{0001} & \monobitbox{4}{0011} & \monobitbox{4}{0000} & \monobitbox{4}{0iii}
|
||||
\end{DSPOpcodeBytefield}
|
||||
|
||||
\begin{DSPOpcodeFormat}
|
||||
SBSET #I
|
||||
\end{DSPOpcodeFormat}
|
||||
|
||||
\begin{DSPOpcodeDescription}
|
||||
\item Set bit of status register \Register{\$sr}. Bit number is calculated by adding 6 to immediate value \Value{I}; thus, bits 6 through 13 (\texttt{LZ} through \texttt{AM}) can be set with this instruction.
|
||||
\end{DSPOpcodeDescription}
|
||||
|
||||
\begin{DSPOpcodeOperation}
|
||||
$sr |= 1 << (I + 6)
|
||||
$pc++
|
||||
\end{DSPOpcodeOperation}
|
||||
\end{DSPOpcode}
|
||||
|
||||
\begin{DSPOpcode}{SI}
|
||||
\begin{DSPOpcodeBytefield}{16}
|
||||
\monobitbox{4}{0001} & \monobitbox{4}{0110} & \monobitbox{4}{mmmm} & \monobitbox{4}{mmmm} \\
|
||||
@ -3649,8 +3649,8 @@ LRIS & & * & 0000 1rrr iiii iiii \\
|
||||
& & & \\
|
||||
LOOPI & & * & 0001 0000 iiii iiii aaaa aaaa aaaa aaaa \\
|
||||
BLOOPI & & * & 0001 0001 iiii iiii aaaa aaaa aaaa aaaa \\
|
||||
SBSET & & * & 0001 0010 ???? ?iii \\
|
||||
SBCLR & & * & 0001 0011 ???? ?iii \\
|
||||
SBCLR & & * & 0001 0010 ???? ?iii \\
|
||||
SBSET & & * & 0001 0011 ???? ?iii \\
|
||||
LSL/LSR & & * & 0001 010r 0sss ssss \\
|
||||
ASL/ASR & & * & 0001 010r 1sss ssss \\
|
||||
SI & & * & 0001 0110 iiii iiii mmmm mmmm mmmm mmmm \\
|
||||
|
Loading…
x
Reference in New Issue
Block a user