mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2025-02-19 02:36:27 +01:00
Remove pointless initializations.
This commit is contained in:
parent
9e340b1c81
commit
4c14ebdf32
@ -1032,7 +1032,7 @@ void OpArg::WriteSingleByteOp(XEmitter *emit, u8 op, X64Reg _operandReg, int bit
|
|||||||
//operand can either be immediate or register
|
//operand can either be immediate or register
|
||||||
void OpArg::WriteNormalOp(XEmitter *emit, bool toRM, NormalOp op, const OpArg &operand, int bits) const
|
void OpArg::WriteNormalOp(XEmitter *emit, bool toRM, NormalOp op, const OpArg &operand, int bits) const
|
||||||
{
|
{
|
||||||
X64Reg _operandReg = (X64Reg)this->operandReg;
|
X64Reg _operandReg;
|
||||||
if (IsImm())
|
if (IsImm())
|
||||||
{
|
{
|
||||||
_assert_msg_(DYNA_REC, 0, "WriteNormalOp - Imm argument, wrong order");
|
_assert_msg_(DYNA_REC, 0, "WriteNormalOp - Imm argument, wrong order");
|
||||||
@ -1045,7 +1045,6 @@ void OpArg::WriteNormalOp(XEmitter *emit, bool toRM, NormalOp op, const OpArg &o
|
|||||||
|
|
||||||
if (operand.IsImm())
|
if (operand.IsImm())
|
||||||
{
|
{
|
||||||
_operandReg = (X64Reg)0;
|
|
||||||
WriteRex(emit, bits, bits);
|
WriteRex(emit, bits, bits);
|
||||||
|
|
||||||
if (!toRM)
|
if (!toRM)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user