[ARM] Reenable flush per instruction with FPR cache. Something is still very wrong.

This commit is contained in:
Ryan Houdek 2013-09-19 02:08:10 +00:00
parent 930f997f04
commit 85f067780a

View File

@ -483,6 +483,7 @@ const u8* JitArm::DoJit(u32 em_address, PPCAnalyst::CodeBuffer *code_buf, JitBlo
BKPT(0x7777);
}
JitArmTables::CompileInstruction(ops[i]);
fpr.Flush();
if (js.memcheck && (opinfo->flags & FL_LOADSTORE))
{
// Don't do this yet