mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2025-01-09 15:49:25 +01:00
docs/DSP: add wrapping registers
as decreed in 0d57b7f01acb209d6472024dbca2b0fec29069df
This commit is contained in:
parent
90b060f284
commit
d259fc4038
@ -410,10 +410,10 @@ The DSP has 32 16-bit registers, although their individual purpose and their fun
|
||||
\Register{\$5} & \Register{\$r05} & \Register{\$ix1} & Indexing register 1 \\ \hline
|
||||
\Register{\$6} & \Register{\$r06} & \Register{\$ix2} & Indexing register 2 \\ \hline
|
||||
\Register{\$7} & \Register{\$r07} & \Register{\$ix3} & Indexing register 3 \\ \hline
|
||||
\Register{\$8} & \Register{\$r08} & & \\ \hline
|
||||
\Register{\$9} & \Register{\$r09} & & \\ \hline
|
||||
\Register{\$10} & \Register{\$r0A} & & \\ \hline
|
||||
\Register{\$11} & \Register{\$r0B} & & \\ \hline
|
||||
\Register{\$8} & \Register{\$r08} & \Register{\$wr0} & Wrapping register 0 \\ \hline
|
||||
\Register{\$9} & \Register{\$r09} & \Register{\$wr1} & Wrapping register 1 \\ \hline
|
||||
\Register{\$10} & \Register{\$r0A} & \Register{\$wr2} & Wrapping register 2 \\ \hline
|
||||
\Register{\$11} & \Register{\$r0B} & \Register{\$wr3} & Wrapping register 3 \\ \hline
|
||||
\Register{\$12} & \Register{\$r0C} & \Register{\$st0} & Call stack register \\ \hline
|
||||
\Register{\$13} & \Register{\$r0D} & \Register{\$st1} & Data stack register \\ \hline
|
||||
\Register{\$14} & \Register{\$r0E} & \Register{\$st2} & Loop address stack register \\ \hline
|
||||
|
Loading…
x
Reference in New Issue
Block a user