mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2025-02-03 11:32:43 +01:00
Merge pull request #8551 from Sintendo/jit64addx
Jit64: addx optimizations
This commit is contained in:
commit
f17f03ea3c
@ -1330,18 +1330,29 @@ void Jit64::addx(UGeckoInstruction inst)
|
|||||||
RCX64Reg Rd = gpr.Bind(d, RCMode::Write);
|
RCX64Reg Rd = gpr.Bind(d, RCMode::Write);
|
||||||
RegCache::Realize(Ra, Rb, Rd);
|
RegCache::Realize(Ra, Rb, Rd);
|
||||||
|
|
||||||
if (Ra.IsSimpleReg() && Rb.IsSimpleReg() && !inst.OE)
|
if (d == a)
|
||||||
{
|
{
|
||||||
LEA(32, Rd, MRegSum(Ra.GetSimpleReg(), Rb.GetSimpleReg()));
|
ADD(32, Rd, Rb);
|
||||||
}
|
}
|
||||||
else if (d == b)
|
else if (d == b)
|
||||||
{
|
{
|
||||||
ADD(32, Rd, Ra);
|
ADD(32, Rd, Ra);
|
||||||
}
|
}
|
||||||
|
else if (Ra.IsSimpleReg() && Rb.IsSimpleReg() && !inst.OE)
|
||||||
|
{
|
||||||
|
LEA(32, Rd, MRegSum(Ra.GetSimpleReg(), Rb.GetSimpleReg()));
|
||||||
|
}
|
||||||
|
else if (Ra.IsSimpleReg() && Rb.IsImm() && !inst.OE)
|
||||||
|
{
|
||||||
|
LEA(32, Rd, MDisp(Ra.GetSimpleReg(), Rb.SImm32()));
|
||||||
|
}
|
||||||
|
else if (Rb.IsSimpleReg() && Ra.IsImm() && !inst.OE)
|
||||||
|
{
|
||||||
|
LEA(32, Rd, MDisp(Rb.GetSimpleReg(), Ra.SImm32()));
|
||||||
|
}
|
||||||
else
|
else
|
||||||
{
|
{
|
||||||
if (d != a)
|
MOV(32, Rd, Ra);
|
||||||
MOV(32, Rd, Ra);
|
|
||||||
ADD(32, Rd, Rb);
|
ADD(32, Rd, Rb);
|
||||||
}
|
}
|
||||||
if (inst.OE)
|
if (inst.OE)
|
||||||
|
Loading…
x
Reference in New Issue
Block a user