Sintendo
246adf0d6d
Jit64: divwx - Eliminate MOV for division by 2
When destination and input registers match, a redundant MOV instruction
can be eliminated.
Before:
8B C7 mov eax,edi
8B F8 mov edi,eax
C1 EF 1F shr edi,1Fh
03 F8 add edi,eax
D1 FF sar edi,1
After:
8B C7 mov eax,edi
C1 EF 1F shr edi,1Fh
03 F8 add edi,eax
D1 FF sar edi,1
2021-04-24 18:53:21 +02:00
..
2021-03-04 18:41:13 +01:00
2021-04-06 12:44:10 -07:00
2021-04-06 12:44:10 -07:00
2021-03-02 19:29:47 +04:00
2021-02-10 02:03:16 +01:00
2021-04-17 16:02:43 +02:00
2020-12-24 23:38:59 -06:00
2021-04-15 09:01:52 -04:00
2021-04-01 01:05:00 -04:00
2021-04-24 18:53:21 +02:00
2020-12-29 16:06:17 -05:00
2021-04-06 12:44:10 -07:00
2021-03-27 10:05:26 +01:00
2021-04-06 12:44:10 -07:00
2021-04-06 12:44:10 -07:00
2021-04-03 17:52:03 -04:00
2020-12-29 16:06:17 -05:00
2021-04-06 11:54:49 -07:00
2021-04-06 11:54:49 -07:00
2020-12-24 13:49:25 -06:00
2020-12-24 13:49:25 -06:00
2021-03-18 17:54:12 -05:00
2021-03-17 20:58:33 -05:00
2020-12-29 16:06:17 -05:00
2021-03-27 10:05:26 +01:00
2020-12-24 13:48:38 -06:00
2020-12-24 13:48:38 -06:00
2021-02-24 19:02:30 +01:00
2021-01-27 05:15:54 -08:00
2021-04-12 18:16:56 +02:00
2021-04-06 12:44:10 -07:00
2021-01-20 12:24:05 -05:00
2021-04-06 12:44:10 -07:00
2021-04-06 12:44:10 -07:00
2021-01-20 12:24:05 -05:00
2021-03-07 10:10:02 -08:00
2021-02-12 13:42:18 +04:00
2020-12-29 14:24:46 -08:00
2020-12-29 14:24:46 -08:00
2021-03-04 18:41:13 +01:00
2021-01-27 14:29:48 -08:00
2020-12-29 19:09:57 -05:00
2020-12-19 23:22:06 -05:00
2020-12-19 23:22:06 -05:00
2021-03-07 14:22:53 +01:00
2021-03-07 14:22:53 +01:00
2021-04-12 18:16:56 +02:00
2021-04-12 18:16:56 +02:00