Sintendo 363f3f82bb DSPJitRegCache: Simplify WriteReg
The intent here is to generate a more compact instruction if a 32-bit
immediate can be zero-extended to the desired 64-bit immediate.

Nowadays the emitter is smart enough to do this for us, so this logic is
redundant.
2020-08-05 10:23:28 +02:00
..
2020-08-02 19:52:10 -04:00
2020-08-05 10:23:28 +02:00
2020-07-08 14:51:35 +02:00
2020-04-29 12:56:52 +02:00
2020-07-08 14:51:35 +02:00
2019-05-08 23:59:04 +02:00