mirror of
https://github.com/dborth/fceugx.git
synced 2024-11-01 15:05:05 +01:00
127 lines
3.0 KiB
C++
127 lines
3.0 KiB
C++
/* FCE Ultra - NES/Famicom Emulator
|
|
*
|
|
* Copyright notice for this file:
|
|
* Copyright (C) 2005 CaH4e3
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*
|
|
* BMC 42-in-1 reset switch
|
|
*/
|
|
|
|
#include "mapinc.h"
|
|
|
|
extern uint32 ROM_size;
|
|
static uint8 hrd_sw;
|
|
static uint8 latche[2];
|
|
static SFORMAT StateRegs[]=
|
|
{
|
|
{&hrd_sw, 1, "DIPSW"},
|
|
{&latche, sizeof(latche), "LATCHE"},
|
|
{&hrd_sw, 1, "HRDSW"},
|
|
{0}
|
|
};
|
|
|
|
static void Sync(void)
|
|
{
|
|
int bank = (latche[0] >> 1 & 0x0F) |
|
|
(latche[0] >> 3 & 0x10) |
|
|
(latche[1] << 5 & 0x20);
|
|
|
|
/* if(!(latche&0x02))
|
|
setprg32r(0,0x8000,(latche&0x3F)>>1);
|
|
else
|
|
{
|
|
setprg16r(0,0x8000,latche&0x3f);
|
|
setprg16r(0,0xC000,latche&0x3f);
|
|
}
|
|
*/
|
|
/* the old one, doesnt work with 76 in 1 game
|
|
* since it doesn't account for all the PRG-ROM
|
|
if(!(latche&0x20))
|
|
setprg32r(hrd_sw,0x8000,(latche>>1)&0x0f);
|
|
else
|
|
{
|
|
setprg16r(hrd_sw,0x8000,latche&0x1f);
|
|
setprg16r(hrd_sw,0xC000,latche&0x1f);
|
|
}
|
|
setmirror((latche>>6)&1);*/
|
|
if(!(latche[0] & 0x20))
|
|
setprg32r(hrd_sw,0x8000,bank);
|
|
else
|
|
{
|
|
bank = (bank << 1) | (latche[0] & 1);
|
|
setprg16r(hrd_sw,0x8000,bank);
|
|
setprg16r(hrd_sw,0xC000,bank);
|
|
}
|
|
setmirror((latche[0] & 0x40) ? MI_V : MI_H);
|
|
}
|
|
|
|
static DECLFW(BMC42in1rWrite)
|
|
{
|
|
latche[A & 1] = V;
|
|
//latche = V;
|
|
Sync();
|
|
}
|
|
|
|
static void BMC42in1rReset(void)
|
|
{
|
|
hrd_sw^=1;
|
|
Sync();
|
|
}
|
|
|
|
static void BMC42in1rPower(void)
|
|
{
|
|
latche[0] = latche[1] = 0;
|
|
hrd_sw=0;
|
|
setchr8(0);
|
|
Sync();
|
|
SetWriteHandler(0x8000,0xFFFF,BMC42in1rWrite);
|
|
SetReadHandler(0x8000,0xFFFF,CartBR);
|
|
}
|
|
|
|
static void StateRestore(int version)
|
|
{
|
|
Sync();
|
|
}
|
|
|
|
void BMC42in1r_Init(CartInfo *info)
|
|
{
|
|
info->Power=BMC42in1rPower;
|
|
info->Reset=BMC42in1rReset;
|
|
AddExState(&StateRegs, ~0, 0, 0);
|
|
GameStateRestore=StateRestore;
|
|
}
|
|
|
|
static void M226Power(void)
|
|
{
|
|
if(ROM_size==64)
|
|
SetupCartPRGMapping(1,PRGptr[0]+512*1024,512,0);
|
|
latche[0] = 0;
|
|
hrd_sw=0;
|
|
setchr8(0);
|
|
Sync();
|
|
SetWriteHandler(0x8000,0xFFFF,BMC42in1rWrite);
|
|
SetReadHandler(0x8000,0xFFFF,CartBR);
|
|
}
|
|
|
|
void Mapper226_Init(CartInfo *info)
|
|
{
|
|
info->Power=M226Power;
|
|
info->Reset=BMC42in1rReset;
|
|
AddExState(&StateRegs, ~0, 0, 0);
|
|
GameStateRestore=StateRestore;
|
|
}
|
|
|