mirror of
https://github.com/fail0verflow/mini.git
synced 2024-11-18 17:39:31 +01:00
310 lines
6.9 KiB
C
310 lines
6.9 KiB
C
#include "types.h"
|
|
#include "start.h"
|
|
#include "memory.h"
|
|
#include "utils.h"
|
|
#include "gecko.h"
|
|
#include "hollywood.h"
|
|
#include "irq.h"
|
|
|
|
void _dc_inval_entries(void *start, int count);
|
|
void _dc_flush_entries(const void *start, int count);
|
|
void _dc_flush(void);
|
|
void _dc_inval(void);
|
|
void _ic_inval(void);
|
|
void _drain_write_buffer(void);
|
|
void _tlb_inval(void);
|
|
|
|
extern u32 __page_table[4096];
|
|
|
|
#define LINESIZE 0x20
|
|
#define CACHESIZE 0x4000
|
|
|
|
// TODO: move to hollywood.h once we figure out WTF
|
|
#define HW_100 (HW_REG_BASE + 0x100)
|
|
#define HW_104 (HW_REG_BASE + 0x104)
|
|
#define HW_108 (HW_REG_BASE + 0x108)
|
|
#define HW_10c (HW_REG_BASE + 0x10c)
|
|
#define HW_110 (HW_REG_BASE + 0x110)
|
|
#define HW_114 (HW_REG_BASE + 0x114)
|
|
#define HW_118 (HW_REG_BASE + 0x118)
|
|
#define HW_11c (HW_REG_BASE + 0x11c)
|
|
#define HW_120 (HW_REG_BASE + 0x120)
|
|
#define HW_124 (HW_REG_BASE + 0x124)
|
|
#define HW_130 (HW_REG_BASE + 0x130)
|
|
#define HW_134 (HW_REG_BASE + 0x134)
|
|
#define HW_138 (HW_REG_BASE + 0x138)
|
|
#define HW_188 (HW_REG_BASE + 0x188)
|
|
#define HW_18C (HW_REG_BASE + 0x18c)
|
|
#define HW_214 (HW_REG_BASE + 0x214)
|
|
|
|
// what is this thing doing anyway?
|
|
// and why only on reads?
|
|
u32 _mc_read32(u32 addr)
|
|
{
|
|
u32 data;
|
|
u32 tmp130 = 0;
|
|
// this seems to be a bug workaround
|
|
if(!(read32(HW_214) & 0xF0))
|
|
{
|
|
tmp130 = read32(HW_130);
|
|
write32(HW_130, tmp130 | 0x400);
|
|
// Dummy reads?
|
|
read32(HW_138);
|
|
read32(HW_138);
|
|
read32(HW_138);
|
|
read32(HW_138);
|
|
}
|
|
data = read32(addr);
|
|
read32(HW_214); //???
|
|
|
|
if(!(read32(HW_214) & 0xF0))
|
|
write32(HW_130, tmp130);
|
|
|
|
return data;
|
|
}
|
|
|
|
void _magic_bullshit(int type) {
|
|
u32 mask = 10;
|
|
switch(type) {
|
|
case 0: mask = 0x8000; break;
|
|
case 1: mask = 0x4000; break;
|
|
case 2: mask = 0x0001; break;
|
|
case 3: mask = 0x0002; break;
|
|
case 4: mask = 0x0004; break;
|
|
case 5: mask = 0x0008; break;
|
|
case 6: mask = 0x0010; break;
|
|
case 7: mask = 0x0020; break;
|
|
case 8: mask = 0x0040; break;
|
|
case 9: mask = 0x0080; break;
|
|
case 10: mask = 0x0100; break;
|
|
case 11: mask = 0x1000; break;
|
|
case 12: mask = 0x0000; break;
|
|
}
|
|
//NOTE: 0xd8b000x, not 0xd8b400x!
|
|
u32 val = _mc_read32(0xd8b0008);
|
|
if(val & mask) {
|
|
if((type >= 2) && (type <= 10)) {
|
|
while((read32(HW_18C) & 0xF) == 9)
|
|
set32(HW_188, 0x10000);
|
|
clear32(HW_188, 0x10000);
|
|
set32(HW_188, 0x2000000);
|
|
mask32(HW_124, 0x7c0, 0x280);
|
|
set32(HW_134, 0x400);
|
|
while((read32(HW_18C) & 0xF) != 9);
|
|
set32(HW_100, 0x400);
|
|
set32(HW_104, 0x400);
|
|
set32(HW_108, 0x400);
|
|
set32(HW_10c, 0x400);
|
|
set32(HW_110, 0x400);
|
|
set32(HW_114, 0x400);
|
|
set32(HW_118, 0x400);
|
|
set32(HW_11c, 0x400);
|
|
set32(HW_120, 0x400);
|
|
write32(0xd8b0008, _mc_read32(0xd8b0008) & (~mask));
|
|
write32(0xd8b0008, _mc_read32(0xd8b0008) | mask);
|
|
clear32(HW_134, 0x400);
|
|
clear32(HW_100, 0x400);
|
|
clear32(HW_104, 0x400);
|
|
clear32(HW_108, 0x400);
|
|
clear32(HW_10c, 0x400);
|
|
clear32(HW_110, 0x400);
|
|
clear32(HW_114, 0x400);
|
|
clear32(HW_118, 0x400);
|
|
clear32(HW_11c, 0x400);
|
|
clear32(HW_120, 0x400);
|
|
clear32(HW_188, 0x2000000);
|
|
mask32(HW_124, 0x7c0, 0xc0);
|
|
} else {
|
|
if((type == 11) || (type == 0) || (type == 1)) {
|
|
write32(0xd8b0008, val & (~mask));
|
|
// wtfux
|
|
write32(0xd8b0008, val | mask);
|
|
write32(0xd8b0008, val | mask);
|
|
write32(0xd8b0008, val | mask);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
void magic_bullshit(int type)
|
|
{
|
|
_magic_bullshit(type);
|
|
if(type != 0)
|
|
_magic_bullshit(0);
|
|
}
|
|
|
|
void ahb_memflush(enum AHBDEV dev)
|
|
{
|
|
u16 req = 0;
|
|
u16 ack;
|
|
int i;
|
|
|
|
switch(dev)
|
|
{
|
|
case MEMORY:
|
|
req = 1;
|
|
break;
|
|
default:
|
|
if((dev >= RAW0) && (dev <= RAWF))
|
|
{
|
|
req = dev - RAW0;
|
|
} else {
|
|
gecko_printf("ahb_memflush(0x%x): Invalid device\n", dev);
|
|
return;
|
|
}
|
|
break;
|
|
}
|
|
|
|
write16(MEM_FLUSHREQ, req);
|
|
|
|
for(i=0;i<1000000;i++) {
|
|
ack = read16(MEM_FLUSHACK);
|
|
_magic_bullshit(0);
|
|
if(ack == req)
|
|
break;
|
|
}
|
|
write16(MEM_FLUSHREQ, 0);
|
|
if(i>=1000000) {
|
|
gecko_printf("ahb_memflush(%d): Flush (0x%x) did not ack!\n", dev, req);
|
|
}
|
|
}
|
|
|
|
void dc_flushrange(const void *start, u32 size)
|
|
{
|
|
u32 cookie = irq_kill();
|
|
if(size > 0x4000) {
|
|
_dc_flush();
|
|
} else {
|
|
void *end = ALIGN_FORWARD(((u8*)start) + size, LINESIZE);
|
|
start = ALIGN_BACKWARD(start, LINESIZE);
|
|
_dc_flush_entries(start, (end - start) / LINESIZE);
|
|
}
|
|
_drain_write_buffer();
|
|
ahb_memflush(MEMORY);
|
|
irq_restore(cookie);
|
|
}
|
|
|
|
void dc_invalidaterange(void *start, u32 size)
|
|
{
|
|
u32 cookie = irq_kill();
|
|
void *end = ALIGN_FORWARD(((u8*)start) + size, LINESIZE);
|
|
start = ALIGN_BACKWARD(start, LINESIZE);
|
|
_dc_inval_entries(start, (end - start) / LINESIZE);
|
|
_magic_bullshit(0);
|
|
irq_restore(cookie);
|
|
}
|
|
|
|
void dc_flushall(void)
|
|
{
|
|
u32 cookie = irq_kill();
|
|
_dc_flush();
|
|
_drain_write_buffer();
|
|
ahb_memflush(MEMORY);
|
|
irq_restore(cookie);
|
|
}
|
|
|
|
void ic_invalidateall(void)
|
|
{
|
|
u32 cookie = irq_kill();
|
|
_ic_inval();
|
|
_magic_bullshit(0);
|
|
irq_restore(cookie);
|
|
}
|
|
|
|
void mem_protect(int enable, void *start, void *end)
|
|
{
|
|
write16(MEM_PROT, enable?1:0);
|
|
write16(MEM_PROT_START, (((u32)start) & 0xFFFFFFF) >> 12);
|
|
write16(MEM_PROT_END, (((u32)end) & 0xFFFFFFF) >> 12);
|
|
udelay(10);
|
|
}
|
|
|
|
void mem_setswap(int enable)
|
|
{
|
|
u32 d = read32(HW_MEMMIRR);
|
|
|
|
if((d & 0x20) && !enable)
|
|
write32(HW_MEMMIRR, d & ~0x20);
|
|
if((!(d & 0x20)) && enable)
|
|
write32(HW_MEMMIRR, d | 0x20);
|
|
|
|
}
|
|
|
|
#define SECTION 0x012
|
|
|
|
#define NONBUFFERABLE 0x000
|
|
#define BUFFERABLE 0x004
|
|
#define WRITETHROUGH_CACHE 0x008
|
|
#define WRITEBACK_CACHE 0x00C
|
|
|
|
#define DOMAIN(x) ((x)<<5)
|
|
|
|
#define AP_ROM 0x000
|
|
#define AP_NOUSER 0x400
|
|
#define AP_ROUSER 0x800
|
|
#define AP_RWUSER 0xC00
|
|
|
|
// from, to, size: units of 1MB
|
|
void map_section(u16 from, u16 to, u16 size, u32 attributes)
|
|
{
|
|
attributes |= SECTION;
|
|
while(size--) {
|
|
__page_table[from++] = (to++<<20) | attributes;
|
|
}
|
|
}
|
|
|
|
void mem_initialize(void)
|
|
{
|
|
u32 cookie = irq_kill();
|
|
|
|
gecko_printf("MEM: cleaning up\n");
|
|
|
|
_ic_inval();
|
|
_dc_inval();
|
|
_tlb_inval();
|
|
|
|
gecko_printf("MEM: mapping sections\n");
|
|
|
|
memset32(__page_table, 0, 16384);
|
|
|
|
map_section(0x000, 0x000, 0x018, WRITEBACK_CACHE | DOMAIN(0) | AP_RWUSER);
|
|
map_section(0x100, 0x100, 0x040, WRITEBACK_CACHE | DOMAIN(0) | AP_RWUSER);
|
|
map_section(0x0d0, 0x0d0, 0x001, NONBUFFERABLE | DOMAIN(0) | AP_RWUSER);
|
|
map_section(0x0d8, 0x0d8, 0x001, NONBUFFERABLE | DOMAIN(0) | AP_RWUSER);
|
|
map_section(0xfff, 0xfff, 0x001, WRITEBACK_CACHE | DOMAIN(0) | AP_RWUSER);
|
|
|
|
set_dacr(0xFFFFFFFF); //manager access for all domains, ignore AP
|
|
set_ttbr((u32)__page_table); //configure translation table
|
|
|
|
_drain_write_buffer();
|
|
|
|
gecko_printf("MEM: enabling caches\n");
|
|
|
|
u32 cr = get_cr();
|
|
cr |= 0x1004; //ICACHE/DCACHE and MMU enable
|
|
set_cr(cr);
|
|
|
|
gecko_printf("MEM: enabling MMU\n");
|
|
|
|
cr |= 0x0001; //ICACHE/DCACHE and MMU enable
|
|
set_cr(cr);
|
|
|
|
gecko_printf("MEM: init done\n");
|
|
|
|
irq_restore(cookie);
|
|
}
|
|
|
|
void mem_shutdown(void)
|
|
{
|
|
u32 cookie = irq_kill();
|
|
_dc_flush();
|
|
_drain_write_buffer();
|
|
u32 cr = get_cr();
|
|
cr &= ~0x1005; //disable ICACHE, DCACHE, MMU
|
|
set_cr(cr);
|
|
_ic_inval();
|
|
_dc_inval();
|
|
_tlb_inval();
|
|
irq_restore(cookie);
|
|
}
|