mirror of
https://github.com/fail0verflow/mini.git
synced 2024-11-17 08:59:28 +01:00
133 lines
3.0 KiB
C
133 lines
3.0 KiB
C
/*
|
|
mini - a Free Software replacement for the Nintendo/BroadOn IOS.
|
|
|
|
IRQ support
|
|
|
|
Copyright (C) 2008, 2009 Hector Martin "marcan" <marcan@marcansoft.com>
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, version 2.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
|
|
*/
|
|
#include "irq.h"
|
|
#include "hollywood.h"
|
|
#include "gecko.h"
|
|
#include "utils.h"
|
|
#include "ipc.h"
|
|
#include "crypto.h"
|
|
#include "nand.h"
|
|
#include "sdhcvar.h"
|
|
|
|
static u32 _alarm_frequency = 0;
|
|
|
|
void irq_setup_stack(void);
|
|
|
|
void irq_initialize(void)
|
|
{
|
|
irq_setup_stack();
|
|
write32(HW_ARMIRQMASK, 0);
|
|
write32(HW_ARMIRQFLAG, 0xffffffff);
|
|
irq_restore(CPSR_FIQDIS);
|
|
|
|
//???
|
|
write32(HW_ARMIRQMASK+0x04, 0);
|
|
write32(HW_ARMIRQMASK+0x20, 0);
|
|
|
|
write32(HW_ALARM, 0);
|
|
}
|
|
|
|
void irq_shutdown(void)
|
|
{
|
|
write32(HW_ARMIRQMASK, 0);
|
|
write32(HW_ARMIRQFLAG, 0xffffffff);
|
|
irq_kill();
|
|
}
|
|
|
|
void irq_handler(void)
|
|
{
|
|
u32 enabled = read32(HW_ARMIRQMASK);
|
|
u32 flags = read32(HW_ARMIRQFLAG);
|
|
|
|
//gecko_printf("In IRQ handler: 0x%08x 0x%08x 0x%08x\n", enabled, flags, flags & enabled);
|
|
|
|
flags = flags & enabled;
|
|
|
|
if(flags & IRQF_TIMER) {
|
|
if (_alarm_frequency) {
|
|
// currently we use the alarm timer only for lame usbgecko polling
|
|
gecko_timer();
|
|
write32(HW_ALARM, read32(HW_TIMER) + _alarm_frequency);
|
|
}
|
|
write32(HW_ARMIRQFLAG, IRQF_TIMER);
|
|
}
|
|
if(flags & IRQF_NAND) {
|
|
// gecko_printf("IRQ: NAND\n");
|
|
write32(NAND_CMD, 0x7fffffff); // shut it up
|
|
write32(HW_ARMIRQFLAG, IRQF_NAND);
|
|
nand_irq();
|
|
}
|
|
if(flags & IRQF_GPIO1B) {
|
|
gecko_printf("IRQ: GPIO1B\n");
|
|
write32(HW_GPIO1BINTFLAG, 0xFFFFFF); // shut it up
|
|
write32(HW_ARMIRQFLAG, IRQF_GPIO1B);
|
|
}
|
|
if(flags & IRQF_GPIO1) {
|
|
gecko_printf("IRQ: GPIO1\n");
|
|
write32(HW_GPIO1INTFLAG, 0xFFFFFF); // shut it up
|
|
write32(HW_ARMIRQFLAG, IRQF_GPIO1);
|
|
}
|
|
if(flags & IRQF_RESET) {
|
|
gecko_printf("IRQ: RESET\n");
|
|
write32(HW_ARMIRQFLAG, IRQF_RESET);
|
|
}
|
|
if(flags & IRQF_IPC) {
|
|
//gecko_printf("IRQ: IPC\n");
|
|
ipc_irq();
|
|
write32(HW_ARMIRQFLAG, IRQF_IPC);
|
|
}
|
|
if(flags & IRQF_AES) {
|
|
gecko_printf("IRQ: AES\n");
|
|
write32(HW_ARMIRQFLAG, IRQF_AES);
|
|
}
|
|
if (flags & IRQF_SDHC) {
|
|
// gecko_printf("IRQ: SDHC\n");
|
|
write32(HW_ARMIRQFLAG, IRQF_SDHC);
|
|
sdhc_irq();
|
|
}
|
|
|
|
flags &= ~IRQF_ALL;
|
|
if(flags) {
|
|
gecko_printf("IRQ: unknown 0x%08x\n", flags);
|
|
write32(HW_ARMIRQFLAG, flags);
|
|
}
|
|
}
|
|
|
|
void irq_enable(u32 irq)
|
|
{
|
|
set32(HW_ARMIRQMASK, 1<<irq);
|
|
}
|
|
|
|
void irq_disable(u32 irq)
|
|
{
|
|
clear32(HW_ARMIRQMASK, 1<<irq);
|
|
}
|
|
|
|
void irq_set_alarm(u32 ms, u8 enable)
|
|
{
|
|
_alarm_frequency = IRQ_ALARM_MS2REG(ms);
|
|
|
|
if (enable)
|
|
write32(HW_ALARM, read32(HW_TIMER) + _alarm_frequency);
|
|
}
|
|
|