The-Homebrew-Cloud/snes9xgx
2
0
Fork 0
mirror of https://github.com/dborth/snes9xgx.git synced 2024-11-01 00:15:14 +01:00
Code Issues Packages Projects Releases Wiki Activity
09cb10dfb6
snes9xgx/source/snes9x/cpumacro.h

782 lines
20 KiB
C
Raw Blame History

/**********************************************************************************
Snes9x - Portable Super Nintendo Entertainment System (TM) emulator.
(c) Copyright 1996 - 2002 Gary Henderson (gary.henderson@ntlworld.com) and
Jerremy Koot (jkoot@snes9x.com)
(c) Copyright 2002 - 2004 Matthew Kendora
(c) Copyright 2002 - 2005 Peter Bortas (peter@bortas.org)
(c) Copyright 2004 - 2005 Joel Yliluoma (http://iki.fi/bisqwit/)
(c) Copyright 2001 - 2006 John Weidman (jweidman@slip.net)
(c) Copyright 2002 - 2006 Brad Jorsch (anomie@users.sourceforge.net),
funkyass (funkyass@spam.shaw.ca),
Kris Bleakley (codeviolation@hotmail.com),
Nach (n-a-c-h@users.sourceforge.net), and
zones (kasumitokoduck@yahoo.com)
BS-X C emulator code
(c) Copyright 2005 - 2006 Dreamer Nom,
zones
C4 x86 assembler and some C emulation code
(c) Copyright 2000 - 2003 _Demo_ (_demo_@zsnes.com),
Nach,
zsKnight (zsknight@zsnes.com)
C4 C++ code
(c) Copyright 2003 - 2006 Brad Jorsch,
Nach
DSP-1 emulator code
(c) Copyright 1998 - 2006 _Demo_,
Andreas Naive (andreasnaive@gmail.com)
Gary Henderson,
Ivar (ivar@snes9x.com),
John Weidman,
Kris Bleakley,
Matthew Kendora,
Nach,
neviksti (neviksti@hotmail.com)
DSP-2 emulator code
(c) Copyright 2003 John Weidman,
Kris Bleakley,
Lord Nightmare (lord_nightmare@users.sourceforge.net),
Matthew Kendora,
neviksti
DSP-3 emulator code
(c) Copyright 2003 - 2006 John Weidman,
Kris Bleakley,
Lancer,
z80 gaiden
DSP-4 emulator code
(c) Copyright 2004 - 2006 Dreamer Nom,
John Weidman,
Kris Bleakley,
Nach,
z80 gaiden
OBC1 emulator code
(c) Copyright 2001 - 2004 zsKnight,
pagefault (pagefault@zsnes.com),
Kris Bleakley,
Ported from x86 assembler to C by sanmaiwashi
SPC7110 and RTC C++ emulator code
(c) Copyright 2002 Matthew Kendora with research by
zsKnight,
John Weidman,
Dark Force
S-DD1 C emulator code
(c) Copyright 2003 Brad Jorsch with research by
Andreas Naive,
John Weidman
S-RTC C emulator code
(c) Copyright 2001-2006 byuu,
John Weidman
ST010 C++ emulator code
(c) Copyright 2003 Feather,
John Weidman,
Kris Bleakley,
Matthew Kendora
Super FX x86 assembler emulator code
(c) Copyright 1998 - 2003 _Demo_,
pagefault,
zsKnight,
Super FX C emulator code
(c) Copyright 1997 - 1999 Ivar,
Gary Henderson,
John Weidman
Sound DSP emulator code is derived from SNEeSe and OpenSPC:
(c) Copyright 1998 - 2003 Brad Martin
(c) Copyright 1998 - 2006 Charles Bilyue'
SH assembler code partly based on x86 assembler code
(c) Copyright 2002 - 2004 Marcus Comstedt (marcus@mc.pp.se)
2xSaI filter
(c) Copyright 1999 - 2001 Derek Liauw Kie Fa
HQ2x filter
(c) Copyright 2003 Maxim Stepin (maxim@hiend3d.com)
Specific ports contains the works of other authors. See headers in
individual files.
Snes9x homepage: http://www.snes9x.com
Permission to use, copy, modify and/or distribute Snes9x in both binary
and source form, for non-commercial purposes, is hereby granted without
fee, providing that this license information and copyright notice appear
with all copies and any derived work.
This software is provided 'as-is', without any express or implied
warranty. In no event shall the authors be held liable for any damages
arising from the use of this software or it's derivatives.
Snes9x is freeware for PERSONAL USE only. Commercial users should
seek permission of the copyright holders first. Commercial use includes,
but is not limited to, charging money for Snes9x or software derived from
Snes9x, including Snes9x or derivatives in commercial game bundles, and/or
using Snes9x as a promotion for your commercial product.
The copyright holders request that bug fixes and improvements to the code
should be forwarded to them so everyone can benefit from the modifications
in future versions.
Super NES and Super Nintendo Entertainment System are trademarks of
Nintendo Co., Limited and its subsidiary companies.
**********************************************************************************/
#ifndef _CPUMACRO_H_
#define _CPUMACRO_H_
#define rOP8(OP, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
uint8 val = OpenBus = S9xGetByte(ADDR(READ)); \
FUNC(val); \
}
#define rOP16(OP, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
uint16 val = S9xGetWord(ADDR(READ), WRAP); \
OpenBus = (uint8)(val>>8); \
FUNC(val); \
}
#define rOPC(OP, COND, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
if(Check##COND()){ \
uint8 val = OpenBus = S9xGetByte(ADDR(READ)); \
FUNC(val); \
} else { \
uint16 val = S9xGetWord(ADDR(READ), WRAP); \
OpenBus = (uint8)(val>>8); \
FUNC(val); \
} \
}
#define rOPM(OP, ADDR, WRAP, FUNC) \
rOPC(OP, Memory, ADDR, WRAP, FUNC)
#define rOPX(OP, ADDR, WRAP, FUNC) \
rOPC(OP, Index, ADDR, WRAP, FUNC)
#define wOP8(OP, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
FUNC##8 (ADDR(WRITE)); \
}
#define wOP16(OP, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
FUNC##16 (ADDR(WRITE), WRAP); \
}
#define wOPC(OP, COND, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
if(Check##COND()){ \
FUNC##8 (ADDR(WRITE)); \
} else { \
FUNC##16 (ADDR(WRITE), WRAP); \
} \
}
#define wOPM(OP, ADDR, WRAP, FUNC) \
wOPC(OP, Memory, ADDR, WRAP, FUNC)
#define wOPX(OP, ADDR, WRAP, FUNC) \
wOPC(OP, Index, ADDR, WRAP, FUNC)
#define mOP8(OP, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
FUNC##8 (ADDR(MODIFY)); \
}
#define mOP16(OP, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
FUNC##16 (ADDR(MODIFY), WRAP); \
}
#define mOPC(OP, COND, ADDR, WRAP, FUNC) \
static void Op##OP (void) { \
if(Check##COND()){ \
FUNC##8 (ADDR(MODIFY)); \
} else { \
FUNC##16 (ADDR(MODIFY), WRAP); \
} \
}
#define mOPM(OP, ADDR, WRAP, FUNC) \
mOPC(OP, Memory, ADDR, WRAP, FUNC)
#define bOP(OP, COND, CHK, E) \
static void Op##OP (void) { \
pair newPC; \
newPC.W = Relative(JUMP); \
BranchCheck##CHK (); \
if(COND){ \
AddCycles(ONE_CYCLE); \
if(E && Registers.PCh!=newPC.B.h){AddCycles(ONE_CYCLE);} \
if((Registers.PCw&~MEMMAP_MASK)!=(newPC.W&~MEMMAP_MASK)){ \
S9xSetPCBase(ICPU.ShiftedPB + newPC.W); \
} else { \
Registers.PCw = newPC.W; \
} \
CPUShutdown (); \
} \
}
STATIC inline void SetZN (uint16 Work) {
ICPU._Zero = Work != 0;
ICPU._Negative = (uint8) (Work >> 8);
}
STATIC inline void SetZN (uint8 Work) {
ICPU._Zero = Work;
ICPU._Negative = Work;
}
STATIC inline void ADC (uint8 Work8) {
if(CheckDecimal()) {
uint8 A1 = Registers.A.W & 0x0F;
uint16 A2 = Registers.A.W & 0xF0;
uint8 W1 = Work8 & 0x0F;
uint8 W2 = Work8 & 0xF0;
A1 += W1+CheckCarry();
if(A1>0x09){
A1-=0x0A;
A1&=0x0F;
A2+=0x10;
}
A2 += W2;
if(A2>0x90){
A2-=0xA0;
A2&=0xF0;
SetCarry();
} else {
ClearCarry();
}
uint8 Ans8 = A2|A1;
if (~(Registers.AL ^ Work8) &
(Work8 ^ Ans8) & 0x80)
SetOverflow();
else
ClearOverflow();
Registers.AL = Ans8;
SetZN (Registers.AL);
} else {
uint16 Ans16 = Registers.AL + Work8 + CheckCarry();
ICPU._Carry = Ans16 >= 0x100;
if (~(Registers.AL ^ Work8) &
(Work8 ^ (uint8) Ans16) & 0x80)
SetOverflow();
else
ClearOverflow();
Registers.AL = (uint8) Ans16;
SetZN (Registers.AL);
}
}
STATIC inline void ADC (uint16 Work16) {
if (CheckDecimal ()) {
uint16 A1 = Registers.A.W & 0x000F;
uint16 A2 = Registers.A.W & 0x00F0;
uint16 A3 = Registers.A.W & 0x0F00;
uint32 A4 = Registers.A.W & 0xF000;
uint16 W1 = Work16 & 0x000F;
uint16 W2 = Work16 & 0x00F0;
uint16 W3 = Work16 & 0x0F00;
uint16 W4 = Work16 & 0xF000;
A1 += W1 + CheckCarry ();
if(A1>0x0009) {
A1 -= 0x000A;
A1 &= 0x000F;
A2 += 0x0010;
}
A2 += W2;
if(A2>0x0090){
A2 -= 0x00A0;
A2 &= 0x00F0;
A3 += 0x0100;
}
A3 += W3;
if(A3>0x0900){
A3 -= 0x0A00;
A3 &= 0x0F00;
A4 += 0x1000;
}
A4 += W4;
if(A4>0x9000){
A4 -= 0xA000;
A4 &= 0xF000;
SetCarry ();
} else {
ClearCarry ();
}
uint16 Ans16 = A4|A3|A2|A1;
if (~(Registers.A.W ^ Work16) &
(Work16 ^ Ans16) & 0x8000)
SetOverflow();
else
ClearOverflow();
Registers.A.W = Ans16;
SetZN (Registers.A.W);
} else {
uint32 Ans32 = Registers.A.W + Work16 + CheckCarry();
ICPU._Carry = Ans32 >= 0x10000;
if (~(Registers.A.W ^ Work16) &
(Work16 ^ (uint16) Ans32) & 0x8000)
SetOverflow();
else
ClearOverflow();
Registers.A.W = (uint16) Ans32;
SetZN (Registers.A.W);
}
}
STATIC inline void AND (uint16 Work16) {
Registers.A.W &= Work16;
SetZN (Registers.A.W);
}
STATIC inline void AND (uint8 Work8) {
Registers.AL &= Work8;
SetZN (Registers.AL);
}
STATIC inline void ASL16 (uint32 OpAddress, s9xwrap_t w) {
uint16 Work16 = S9xGetWord (OpAddress, w);
ICPU._Carry = (Work16 & 0x8000) != 0;
Work16 <<= 1;
AddCycles(ONE_CYCLE);
S9xSetWord (Work16, OpAddress, w, WRITE_10);
OpenBus = (Work16&0xff);
SetZN (Work16);
}
STATIC inline void ASL8 (uint32 OpAddress) {
uint8 Work8 = S9xGetByte (OpAddress);
ICPU._Carry = (Work8 & 0x80) != 0;
Work8 <<= 1;
AddCycles(ONE_CYCLE);
S9xSetByte (Work8, OpAddress);
OpenBus = Work8;
SetZN (Work8);
}
STATIC inline void BIT (uint16 Work16) {
ICPU._Overflow = (Work16 & 0x4000) != 0;
ICPU._Negative = (uint8) (Work16 >> 8);
ICPU._Zero = (Work16 & Registers.A.W) != 0;
}
STATIC inline void BIT (uint8 Work8) {
ICPU._Overflow = (Work8 & 0x40) != 0;
ICPU._Negative = Work8;
ICPU._Zero = Work8 & Registers.AL;
}
STATIC inline void CMP (uint16 val) {
int32 Int32 = (int32) Registers.A.W - (int32) val;
ICPU._Carry = Int32 >= 0;
SetZN ((uint16) Int32);
}
STATIC inline void CMP (uint8 val) {
int16 Int16 = (int16) Registers.AL - (int16) val;
ICPU._Carry = Int16 >= 0;
SetZN ((uint8) Int16);
}
STATIC inline void CPX (uint16 val) {
int32 Int32 = (int32) Registers.X.W - (int32) val;
ICPU._Carry = Int32 >= 0;
SetZN ((uint16) Int32);
}
STATIC inline void CPX (uint8 val) {
int16 Int16 = (int16) Registers.XL - (int16) val;
ICPU._Carry = Int16 >= 0;
SetZN ((uint8) Int16);
}
STATIC inline void CPY (uint16 val) {
int32 Int32 = (int32) Registers.Y.W - (int32) val;
ICPU._Carry = Int32 >= 0;
SetZN ((uint16) Int32);
}
STATIC inline void CPY (uint8 val) {
int16 Int16 = (int16) Registers.YL - (int16) val;
ICPU._Carry = Int16 >= 0;
SetZN ((uint8) Int16);
}
STATIC inline void DEC16 (uint32 OpAddress, s9xwrap_t w) {
#ifdef CPU_SHUTDOWN
CPU.WaitAddress = 0xffffffff;
#endif
uint16 Work16 = S9xGetWord(OpAddress, w) - 1;
AddCycles(ONE_CYCLE);
S9xSetWord (Work16, OpAddress, w, WRITE_10);
OpenBus = Work16&0xff;
SetZN (Work16);
}
STATIC inline void DEC8 (uint32 OpAddress) {
#ifdef CPU_SHUTDOWN
CPU.WaitAddress = 0xffffffff;
#endif
uint8 Work8 = S9xGetByte (OpAddress) - 1;
AddCycles(ONE_CYCLE);
S9xSetByte (Work8, OpAddress);
OpenBus = Work8;
SetZN (Work8);
}
STATIC inline void EOR (uint16 val) {
Registers.A.W ^= val;
SetZN (Registers.A.W);
}
STATIC inline void EOR (uint8 val) {
Registers.AL ^= val;
SetZN (Registers.AL);
}
STATIC inline void INC16 (uint32 OpAddress, s9xwrap_t w) {
#ifdef CPU_SHUTDOWN
CPU.WaitAddress = 0xffffffff;
#endif
uint16 Work16 = S9xGetWord(OpAddress, w) + 1;
AddCycles(ONE_CYCLE);
S9xSetWord (Work16, OpAddress, w, WRITE_10);
OpenBus = Work16&0xff;
SetZN (Work16);
}
STATIC inline void INC8 (uint32 OpAddress) {
#ifdef CPU_SHUTDOWN
CPU.WaitAddress = 0xffffffff;
#endif
uint8 Work8 = S9xGetByte (OpAddress) + 1;
AddCycles(ONE_CYCLE);
S9xSetByte (Work8, OpAddress);
OpenBus = Work8;
SetZN (Work8);
}
STATIC inline void LDA (uint16 val) {
Registers.A.W = val;
SetZN (Registers.A.W);
}
STATIC inline void LDA (uint8 val) {
Registers.AL = val;
SetZN (Registers.AL);
}
STATIC inline void LDX (uint16 val) {
Registers.X.W = val;
SetZN (Registers.X.W);
}
STATIC inline void LDX (uint8 val) {
Registers.XL = val;
SetZN (Registers.XL);
}
STATIC inline void LDY (uint16 val) {
Registers.Y.W = val;
SetZN (Registers.Y.W);
}
STATIC inline void LDY (uint8 val) {
Registers.YL = val;
SetZN (Registers.YL);
}
STATIC inline void LSR16 (uint32 OpAddress, s9xwrap_t w) {
uint16 Work16 = S9xGetWord (OpAddress, w);
ICPU._Carry = Work16 & 1;
Work16 >>= 1;
AddCycles(ONE_CYCLE);
S9xSetWord (Work16, OpAddress, w, WRITE_10);
OpenBus = (Work16&0xff);
SetZN (Work16);
}
STATIC inline void LSR8 (uint32 OpAddress) {
uint8 Work8 = S9xGetByte (OpAddress);
ICPU._Carry = Work8 & 1;
Work8 >>= 1;
AddCycles(ONE_CYCLE);
S9xSetByte (Work8, OpAddress);
OpenBus = Work8;
SetZN (Work8);
}
STATIC inline void ORA (uint16 val) {
Registers.A.W |= val;
SetZN (Registers.A.W);
}
STATIC inline void ORA (uint8 val) {
Registers.AL |= val;
SetZN (Registers.AL);
}
STATIC inline void ROL16 (uint32 OpAddress, s9xwrap_t w) {
uint32 Work32 = (((uint32)S9xGetWord(OpAddress, w))<<1) | CheckCarry();
ICPU._Carry = Work32>=0x10000;
AddCycles(ONE_CYCLE);
S9xSetWord ((uint16)Work32, OpAddress, w, WRITE_10);
OpenBus = (Work32&0xff);
SetZN ((uint16)Work32);
}
STATIC inline void ROL8 (uint32 OpAddress) {
uint16 Work16 = (((uint16)S9xGetByte(OpAddress))<<1) | CheckCarry();
ICPU._Carry = Work16>=0x100;
AddCycles(ONE_CYCLE);
S9xSetByte ((uint8)Work16, OpAddress);
OpenBus = Work16&0xff;
SetZN ((uint8)Work16);
}
STATIC inline void ROR16 (uint32 OpAddress, s9xwrap_t w) {
uint32 Work32 = ((uint32)S9xGetWord(OpAddress, w)) | (((uint32)CheckCarry())<<16);
ICPU._Carry = Work32&1;
Work32 >>= 1;
AddCycles(ONE_CYCLE);
S9xSetWord ((uint16)Work32, OpAddress, w, WRITE_10);
OpenBus = (Work32&0xff);
SetZN ((uint16)Work32);
}
STATIC inline void ROR8 (uint32 OpAddress) {
uint16 Work16 = ((uint16)S9xGetByte(OpAddress)) | (((uint16)CheckCarry())<<8);
ICPU._Carry = Work16&1;
Work16 >>= 1;
AddCycles(ONE_CYCLE);
S9xSetByte ((uint8)Work16, OpAddress);
OpenBus = Work16&0xff;
SetZN ((uint8)Work16);
}
STATIC inline void SBC (uint16 Work16) {
if (CheckDecimal ()) {
uint16 A1 = Registers.A.W & 0x000F;
uint16 A2 = Registers.A.W & 0x00F0;
uint16 A3 = Registers.A.W & 0x0F00;
uint32 A4 = Registers.A.W & 0xF000;
uint16 W1 = Work16 & 0x000F;
uint16 W2 = Work16 & 0x00F0;
uint16 W3 = Work16 & 0x0F00;
uint16 W4 = Work16 & 0xF000;
A1 -= W1 + !CheckCarry ();
A2 -= W2;
A3 -= W3;
A4 -= W4;
if (A1 > 0x000F) {
A1 += 0x000A;
A1 &= 0x000F;
A2 -= 0x0010;
}
if (A2 > 0x00F0) {
A2 += 0x00A0;
A2 &= 0x00F0;
A3 -= 0x0100;
}
if (A3 > 0x0F00) {
A3 += 0x0A00;
A3 &= 0x0F00;
A4 -= 0x1000;
}
if (A4 > 0xF000) {
A4 += 0xA000;
A4 &= 0xF000;
ClearCarry ();
} else {
SetCarry ();
}
uint16 Ans16 = A4|A3|A2|A1;
if ((Registers.A.W ^ Work16) &
(Registers.A.W ^ Ans16) & 0x8000)
SetOverflow();
else
ClearOverflow();
Registers.A.W = Ans16;
SetZN (Registers.A.W);
} else {
int32 Int32 = (int32) Registers.A.W - (int32) Work16 + (int32) CheckCarry() - 1;
ICPU._Carry = Int32 >= 0;
if ((Registers.A.W ^ Work16) &
(Registers.A.W ^ (uint16) Int32) & 0x8000)
SetOverflow();
else
ClearOverflow ();
Registers.A.W = (uint16) Int32;
SetZN (Registers.A.W);
}
}
STATIC inline void SBC (uint8 Work8) {
if (CheckDecimal ()) {
uint8 A1 = Registers.A.W & 0x0F;
uint16 A2 = Registers.A.W & 0xF0;
uint8 W1 = Work8 & 0x0F;
uint8 W2 = Work8 & 0xF0;
A1 -= W1 + !CheckCarry ();
A2 -= W2;
if (A1 > 0x0F) {
A1 += 0x0A;
A1 &= 0x0F;
A2 -= 0x10;
}
if (A2 > 0xF0) {
A2 += 0xA0;
A2 &= 0xF0;
ClearCarry ();
} else {
SetCarry ();
}
uint8 Ans8 = A2|A1;
if ((Registers.AL ^ Work8) &
(Registers.AL ^ Ans8) & 0x80)
SetOverflow ();
else
ClearOverflow ();
Registers.AL = Ans8;
SetZN (Registers.AL);
} else {
int16 Int16 = (int16) Registers.AL - (int16) Work8 + (int16) CheckCarry() - 1;
ICPU._Carry = Int16 >= 0;
if ((Registers.AL ^ Work8) &
(Registers.AL ^ (uint8) Int16) & 0x80)
SetOverflow ();
else
ClearOverflow ();
Registers.AL = (uint8) Int16;
SetZN (Registers.AL);
}
}
STATIC inline void STA16 (uint32 OpAddress, enum s9xwrap_t w) {
S9xSetWord (Registers.A.W, OpAddress, w);
OpenBus = Registers.AH;
}
STATIC inline void STA8 (uint32 OpAddress) {
S9xSetByte (Registers.AL, OpAddress);
OpenBus = Registers.AL;
}
STATIC inline void STX16 (uint32 OpAddress, enum s9xwrap_t w) {
S9xSetWord (Registers.X.W, OpAddress, w);
OpenBus = Registers.XH;
}
STATIC inline void STX8 (uint32 OpAddress) {
S9xSetByte (Registers.XL, OpAddress);
OpenBus = Registers.XL;
}
STATIC inline void STY16 (uint32 OpAddress, enum s9xwrap_t w) {
S9xSetWord (Registers.Y.W, OpAddress, w);
OpenBus = Registers.YH;
}
STATIC inline void STY8 (uint32 OpAddress) {
S9xSetByte (Registers.YL, OpAddress);
OpenBus = Registers.YL;
}
STATIC inline void STZ16 (uint32 OpAddress, enum s9xwrap_t w) {
S9xSetWord (0, OpAddress, w);
OpenBus = 0;
}
STATIC inline void STZ8 (uint32 OpAddress) {
S9xSetByte (0, OpAddress);
OpenBus = 0;
}
STATIC inline void TSB16 (uint32 OpAddress, enum s9xwrap_t w) {
uint16 Work16 = S9xGetWord (OpAddress, w);
ICPU._Zero = (Work16 & Registers.A.W) != 0;
Work16 |= Registers.A.W;
AddCycles(ONE_CYCLE);
S9xSetWord (Work16, OpAddress, w, WRITE_10);
OpenBus = Work16&0xff;
}
STATIC inline void TSB8 (uint32 OpAddress) {
uint8 Work8 = S9xGetByte (OpAddress);
ICPU._Zero = Work8 & Registers.AL;
Work8 |= Registers.AL;
AddCycles(ONE_CYCLE);
S9xSetByte (Work8, OpAddress);
OpenBus = Work8;
}
STATIC inline void TRB16 (uint32 OpAddress, enum s9xwrap_t w) {
uint16 Work16 = S9xGetWord (OpAddress, w);
ICPU._Zero = (Work16 & Registers.A.W) != 0;
Work16 &= ~Registers.A.W;
AddCycles(ONE_CYCLE);
S9xSetWord (Work16, OpAddress, w, WRITE_10);
OpenBus = Work16&0xff;
}
STATIC inline void TRB8 (uint32 OpAddress) {
uint8 Work8 = S9xGetByte (OpAddress);
ICPU._Zero = Work8 & Registers.AL;
Work8 &= ~Registers.AL;
AddCycles(ONE_CYCLE);
S9xSetByte (Work8, OpAddress);
OpenBus = Work8;
}
#endif
Reference in New Issue View Git Blame Copy Permalink