mirror of
https://github.com/ekeeke/Genesis-Plus-GX.git
synced 2024-11-10 04:45:08 +01:00
84 lines
2.1 KiB
C
84 lines
2.1 KiB
C
|
/*
|
||
|
|
basic, incomplete SSP160x (SSP1601?) interpreter
|
||
|
|
with SVP memory controller emu
|
||
|
|
|
||
|
|
(c) Copyright 2008, Grazvydas "notaz" Ignotas
|
||
|
|
Free for non-commercial use.
|
||
|
|
|
||
|
|
For commercial use, separate licencing terms must be obtained.
|
||
|
|
|
||
|
|
Modified for Genesis Plus GX (Eke-Eke): added BIG ENDIAN support, fixed addr/code inversion
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _SSP16_H_
|
||
|
|
#define _SSP16_H_
|
||
|
|
|
||
|
|
/* emulation event logging (from Picodrive) */
|
||
|
|
#define EL_SVP 0x00004000 /* SVP stuff */
|
||
|
|
#define EL_ANOMALY 0x80000000 /* some unexpected conditions (during emulation) */
|
||
|
|
#ifdef LOG_SVP
|
||
|
|
#define elprintf(w,f,...) error("%d(%d): " f "\n",frame_count,v_counter,##__VA_ARGS__);
|
||
|
|
#else
|
||
|
|
#define elprintf(w,f,...)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* register names */
|
||
|
|
enum {
|
||
|
|
SSP_GR0, SSP_X, SSP_Y, SSP_A,
|
||
|
|
SSP_ST, SSP_STACK, SSP_PC, SSP_P,
|
||
|
|
SSP_PM0, SSP_PM1, SSP_PM2, SSP_XST,
|
||
|
|
SSP_PM4, SSP_gr13, SSP_PMC, SSP_AL
|
||
|
|
};
|
||
|
|
|
||
|
|
typedef union
|
||
|
|
{
|
||
|
|
unsigned int v;
|
||
|
|
struct {
|
||
|
|
#ifdef LSB_FIRST
|
||
|
|
unsigned short l;
|
||
|
|
unsigned short h;
|
||
|
|
#else
|
||
|
|
unsigned short h;
|
||
|
|
unsigned short l;
|
||
|
|
#endif
|
||
|
|
};
|
||
|
|
} ssp_reg_t;
|
||
|
|
|
||
|
|
typedef struct
|
||
|
|
{
|
||
|
|
union {
|
||
|
|
unsigned short RAM[256*2]; // 2 internal RAM banks
|
||
|
|
struct {
|
||
|
|
unsigned short RAM0[256];
|
||
|
|
unsigned short RAM1[256];
|
||
|
|
};
|
||
|
|
};
|
||
|
|
ssp_reg_t gr[16]; // general registers
|
||
|
|
union {
|
||
|
|
unsigned char r[8]; // BANK pointers
|
||
|
|
struct {
|
||
|
|
unsigned char r0[4];
|
||
|
|
unsigned char r1[4];
|
||
|
|
};
|
||
|
|
};
|
||
|
|
unsigned short stack[6];
|
||
|
|
unsigned int pmac_read[6]; // read modes/addrs for PM0-PM5
|
||
|
|
unsigned int pmac_write[6]; // write ...
|
||
|
|
|
||
|
|
#define SSP_PMC_HAVE_ADDR 0x0001 // address written to PMAC, waiting for mode
|
||
|
|
#define SSP_PMC_SET 0x0002 // PMAC is set
|
||
|
|
#define SSP_HANG 0x1000 // 68000 hangs SVP
|
||
|
|
#define SSP_WAIT_PM0 0x2000 // bit1 in PM0
|
||
|
|
#define SSP_WAIT_30FE06 0x4000 // ssp tight loops on 30FE08 to become non-zero
|
||
|
|
#define SSP_WAIT_30FE08 0x8000 // same for 30FE06
|
||
|
|
#define SSP_WAIT_MASK 0xf000
|
||
|
|
unsigned int emu_status;
|
||
|
|
unsigned int pad[30];
|
||
|
|
} ssp1601_t;
|
||
|
|
|
||
|
|
|
||
|
|
void ssp1601_reset(ssp1601_t *ssp);
|
||
|
|
void ssp1601_run(int cycles);
|
||
|
|
|
||
|
|
#endif
|