Commit Graph

12 Commits

Author SHA1 Message Date
ekeeke31
f734e2fade optimized CPU cores instruction cycle counting (master clock multiplier is now applied during init)
fixed a recently introduced typo that make STOP instruction locks the machine (Thunderforce IV)
2010-01-27 07:18:25 +00:00
ekeeke31
2b78421402 [Core]
------

* improved 68k accuracy (initial reset timing + auto-vectored interrupts handling).
* modified Z80 & 68k cores to directly use external cycle count instead of intermediate counters.
* improved Z80 & 68k cpu execution/synchronization accuracy, now use Master Clock as common clock reference.
* improved PSG & FM chips synchronization with CPU execution (fixed point precision).
* completely rewrote sound output processing & mixing: sound chips are now clocked with exact output frame rate
to ensure 100% smooth video & audio playback, with no lag or skipping, while still rendering an accurate number
of samples per frame. This will also make fast-forward implementation (video AND sound) more trivial.
* improved color accuracy in VDP highlight mode to match results observed on real hardware.
* improved sprites processing timing accuracy: fixes (un)masked sprites in Mickey Mania (3D level), Sonic 2 (VS mode).
* improved horizontal blanking & HINT/VINT occurrence timing accuracy, as measured on real hardware.
* improved H-Counter accuracy in 40-cell mode, as measured on real hardware.
* optimized Z80 bus status signals
* usual code cleanup

[GCN/WII]
---------
fixed ASNDLIB exit when returning to game
fixed audio/video startup sync
modified audio back-end engine according to new audio processing core (see above)
2010-01-24 11:41:53 +00:00
ekeeke31
7a4c208a34 fixed 68k reset exception timing (unused) 2010-01-13 22:08:05 +00:00
ekeeke31
d129e7da94 code formatting 2009-10-06 08:05:18 +00:00
ekeeke31
a2ece6f81b improved Pro Action Replay emulation (still not working completely)
added cycle-accurate YM2612 reset handler
some fixes in FIR resampler
2009-08-14 16:46:19 +00:00
ekeeke31
4835860232 ~improved DIVU/DIVS/MULU/MULS timing accuracy (68k core)
~optimized 68k execution
~reverted recent changes to LFO phase modulation, need more testing (ym2162 core)
2009-06-23 16:38:29 +00:00
ekeeke31
72ec155b38 ~ fixed a regression that broke STOP instruction behavior
~ modified LFO implementation to make it handles signed displacement value correctly (is that correct ? still need to be verified against real hardware)
2009-06-16 15:51:29 +00:00
ekeeke31
aa970d66a6 ~optimized 68k execution/interruptions
~re-enabled Address Error emulation
2009-06-05 17:31:46 +00:00
ekeeke31
00a61b4762 code cleanup 2008-12-11 17:38:29 +00:00
ekeeke31
0165ac387f huge update 2008-12-04 19:32:22 +00:00
ekeeke31
fb15609c9e restored from bountysource 2008-08-07 12:26:07 +00:00
ekeeke31
217ca8de3f 2007-08-10 20:34:06 +00:00