SummerCart64/fw/rtl/system/sc64.sv

40 lines
821 B
Systemverilog
Raw Normal View History

2021-08-20 19:51:55 +02:00
package sc64;
typedef enum bit [2:0] {
ID_N64_SDRAM,
ID_N64_BOOTLOADER,
ID_N64_FLASHRAM,
ID_N64_DDREGS,
2021-08-23 21:40:37 +02:00
ID_N64_CFG,
2021-08-20 19:51:55 +02:00
__ID_N64_END
} e_n64_id;
typedef enum bit [3:0] {
ID_CPU_RAM,
ID_CPU_BOOTLOADER,
ID_CPU_GPIO,
ID_CPU_I2C,
ID_CPU_USB,
ID_CPU_UART,
2021-08-23 00:35:50 +02:00
ID_CPU_DMA,
2021-08-23 21:40:37 +02:00
ID_CPU_CFG,
2021-08-28 04:15:24 +02:00
ID_CPU_SDRAM,
2021-08-20 19:51:55 +02:00
__ID_CPU_END
} e_cpu_id;
2021-08-23 00:35:50 +02:00
typedef enum bit [1:0] {
ID_DMA_USB,
ID_DMA_SD,
__ID_DMA_END
} e_dma_id;
2021-08-27 21:43:30 +02:00
parameter bit [31:0] SC64_VER = 32'h53437632;
2021-08-21 04:35:40 +02:00
parameter int CLOCK_FREQUENCY = 32'd100_000_000;
2021-08-21 02:53:28 +02:00
2021-08-21 04:35:40 +02:00
parameter int UART_BAUD_RATE = 32'd1_000_000;
2021-08-23 21:40:37 +02:00
parameter bit DEBUG_ENABLED = 1'b0;
2021-08-20 19:51:55 +02:00
endpackage