SummerCart64/fw/rtl/n64/n64_soc.sv

64 lines
1.3 KiB
Systemverilog
Raw Normal View History

2021-08-20 19:51:55 +02:00
module n64_soc (
if_system sys,
if_config cfg,
2021-08-21 04:35:40 +02:00
if_dma.memory dma,
2021-08-20 19:51:55 +02:00
input n64_pi_alel,
input n64_pi_aleh,
input n64_pi_read,
input n64_pi_write,
inout [15:0] n64_pi_ad,
input n64_si_clk,
inout n64_si_dq,
output sdram_cs,
output sdram_ras,
output sdram_cas,
output sdram_we,
output [1:0] sdram_ba,
output [12:0] sdram_a,
inout [15:0] sdram_dq
);
if_n64_bus bus ();
n64_pi n64_pi_inst (
.sys(sys),
.cfg(cfg),
.bus(bus),
.n64_pi_alel(n64_pi_alel),
.n64_pi_aleh(n64_pi_aleh),
.n64_pi_read(n64_pi_read),
.n64_pi_write(n64_pi_write),
.n64_pi_ad(n64_pi_ad)
);
2021-08-21 02:53:28 +02:00
n64_sdram n64_sdram_inst (
2021-08-20 19:51:55 +02:00
.sys(sys),
.bus(bus.at[sc64::ID_N64_SDRAM].device),
2021-08-21 02:53:28 +02:00
.dma(dma),
2021-08-20 19:51:55 +02:00
.sdram_cs(sdram_cs),
.sdram_ras(sdram_ras),
.sdram_cas(sdram_cas),
.sdram_we(sdram_we),
.sdram_ba(sdram_ba),
.sdram_a(sdram_a),
.sdram_dq(sdram_dq)
);
2021-08-21 04:35:40 +02:00
n64_bootloader n64_bootloader_inst (
2021-08-20 19:51:55 +02:00
.sys(sys),
.bus(bus.at[sc64::ID_N64_BOOTLOADER].device)
);
2021-08-23 21:40:37 +02:00
n64_cfg n64_cfg_inst (
.sys(sys),
.bus(bus.at[sc64::ID_N64_CFG].device),
.cfg(cfg)
);
2021-08-20 19:51:55 +02:00
endmodule