Sintendo 363f3f82bb DSPJitRegCache: Simplify WriteReg
The intent here is to generate a more compact instruction if a 32-bit
immediate can be zero-extended to the desired 64-bit immediate.

Nowadays the emitter is smart enough to do this for us, so this logic is
redundant.
2020-08-05 10:23:28 +02:00
..
2020-08-05 10:23:28 +02:00
2018-04-12 21:28:39 +02:00
2020-07-24 15:06:39 -07:00
2020-07-18 18:29:16 -05:00
2020-07-18 18:29:16 -05:00
2020-05-24 15:51:52 +01:00