mirror of
https://github.com/dolphin-emu/dolphin.git
synced 2025-04-08 21:51:24 +02:00

The IPC interrupt is triggered when IY1/IY2 is set and Y1/Y2 is written to even when this results in clearing the bit. This shouldn't change anything in practice but it's a difference that Dolphin wasn't taking into account, which made me waste some time when I was writing a hwtest :/