Ryan Houdek
791c7d5a84
[AArch64] Clean up bogus vector FCVT{N,L} instruction usage.
...
Replace the instruction with the scalar variant FCVT instruction.
FCVT{N,L} 8 cycles latency on the Cortex A57
FCVT has five cycle latency and slightly higher throughput
On the A72 all three of these instructions will have three cycle latency,
While FCVT{N,L} will have half the throughput.
2015-09-04 19:41:54 -05:00
..
2015-06-29 14:51:21 -04:00
2015-07-30 10:33:08 -04:00
2015-07-30 10:33:08 -04:00
2015-09-01 20:24:42 +08:00
2015-06-12 19:07:45 +02:00
2015-09-04 17:08:19 +08:00
2015-08-28 17:32:29 -07:00
2015-09-04 19:41:54 -05:00
2015-09-02 17:41:19 -04:00
2015-05-25 13:22:31 +02:00
2015-06-04 14:19:25 -04:00
2015-05-25 13:22:31 +02:00
2015-08-28 17:32:29 -07:00
2015-05-25 13:22:31 +02:00
2015-08-14 15:20:29 +02:00
2015-08-28 17:32:29 -07:00
2015-08-28 17:32:29 -07:00
2015-07-25 13:04:37 +02:00
2015-07-25 13:04:22 +02:00
2015-09-03 04:23:01 -07:00
2015-08-14 15:20:29 +02:00
2015-08-26 15:40:15 +02:00
2015-08-26 15:40:15 +02:00
2015-05-25 13:22:31 +02:00
2015-05-25 13:22:31 +02:00
2015-05-28 19:14:42 -04:00
2015-05-25 13:22:31 +02:00
2015-06-12 19:07:45 +02:00
2015-07-28 22:10:39 -04:00
2015-05-25 13:22:31 +02:00
2015-05-25 13:22:31 +02:00
2015-05-25 13:22:31 +02:00
2015-07-25 14:09:02 +02:00
2015-06-19 05:10:40 -04:00
2015-06-07 22:44:13 -05:00
2015-07-11 23:09:11 -07:00
2015-05-25 13:22:31 +02:00
2015-06-14 17:10:34 +02:00
2015-06-14 17:10:34 +02:00
2015-08-17 21:56:25 -04:00
2015-08-17 21:56:25 -04:00
2015-08-16 00:08:09 -04:00
2015-08-17 21:56:25 -04:00
2015-08-17 21:56:25 -04:00
2015-06-12 19:07:45 +02:00
2015-05-25 13:22:31 +02:00
2015-09-01 20:24:40 +08:00
2015-05-25 13:22:31 +02:00