EkeEke
|
4a41e0cca7
|
[Core/MCD] fixed PRG-RAM access from MAIN-CPU side on system reset
|
2015-04-26 18:25:21 +02:00 |
|
EkeEke
|
d2c03aadd9
|
[Core/GG] fixed mirrored access to I/O control register (G-LOC Air Battle)
|
2015-03-24 23:59:31 +01:00 |
|
EkeEke
|
2a5592cd25
|
[Core/MS] improved SG-1000 & Mark-III hardware emulation
|
2014-11-23 20:38:55 +01:00 |
|
EkeEke
|
d08b903a11
|
[Core/MS] improved emulation of Japanese Master System I/O chip (315-5297)
|
2014-11-23 20:30:27 +01:00 |
|
EkeEke
|
10e5a924df
|
[Core/MS] improved Z80 address decoding on Japanese Master System I/O chip (315-5297)
[Core/GG] modified VDP register 10 state on reset (fixes Terminator 2: Judgment Day)
[Core/SG] added support for SG-1000 II clone hardware (2KB RAM + integrated VDP/PSG chip 315-5066)
|
2014-03-02 16:07:08 +01:00 |
|
EkeEke
|
aede1b9299
|
rearranged core & back-end specific code (part 2)
|
2013-06-17 22:31:31 +02:00 |
|