The-Homebrew-Cloud/SummerCart64
2
0
Fork 0
mirror of https://github.com/Polprzewodnikowy/SummerCart64.git synced 2025-02-19 21:42:42 +01:00
Code Issues Packages Projects Releases Wiki Activity

flashram cleanup

Browse Source
This commit is contained in:
Mateusz Faderewski 2024-01-17 05:16:00 +01:00
parent 2dd8613794
commit e1ecb0cac3
5 changed files with 50 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
fw/rtl/mcu/mcu_top.sv
View File

@ -474,7 +474,7 @@ module mcu_top (
18'd0, 18'd0,
n64_scb.flashram_write_or_erase, n64_scb.flashram_write_or_erase,
n64_scb.flashram_sector_or_all, n64_scb.flashram_sector_or_all,
n64_scb.flashram_sector, n64_scb.flashram_page,
n64_scb.flashram_pending, n64_scb.flashram_pending,
1'b0 1'b0
}; };

11
fw/rtl/n64/n64_flashram.sv
View File

@ -8,7 +8,7 @@ module n64_flashram (
); );
localparam [31:0] FLASH_TYPE_ID = 32'h1111_8001; localparam [31:0] FLASH_TYPE_ID = 32'h1111_8001;
localparam [31:0] FLASH_MODEL_ID = 32'h00C2_001D; localparam [31:0] FLASH_MODEL_ID = 32'h0032_00F1;
typedef enum bit [7:0] { typedef enum bit [7:0] {
CMD_STATUS_MODE = 8'hD2, CMD_STATUS_MODE = 8'hD2,
@ -97,14 +97,14 @@ module n64_flashram (
CMD_ERASE_SECTOR: begin CMD_ERASE_SECTOR: begin
state <= STATE_STATUS; state <= STATE_STATUS;
erase_enabled <= 1'b1; erase_enabled <= 1'b1;
n64_scb.flashram_sector <= reg_bus.wdata[9:0]; n64_scb.flashram_page <= reg_bus.wdata[9:0];
n64_scb.flashram_sector_or_all <= 1'b0; n64_scb.flashram_sector_or_all <= 1'b0;
end end
CMD_ERASE_CHIP: begin CMD_ERASE_CHIP: begin
state <= STATE_STATUS; state <= STATE_STATUS;
erase_enabled <= 1'b1; erase_enabled <= 1'b1;
n64_scb.flashram_sector <= 10'd0; n64_scb.flashram_page <= 10'd0;
n64_scb.flashram_sector_or_all <= 1'b1; n64_scb.flashram_sector_or_all <= 1'b1;
end end
@ -126,7 +126,7 @@ module n64_flashram (
state <= STATE_STATUS; state <= STATE_STATUS;
status[WRITE_BUSY] <= 1'b1; status[WRITE_BUSY] <= 1'b1;
status[WRITE_DONE] <= 1'b0; status[WRITE_DONE] <= 1'b0;
n64_scb.flashram_sector <= reg_bus.wdata[9:0]; n64_scb.flashram_page <= reg_bus.wdata[9:0];
n64_scb.flashram_pending <= 1'b1; n64_scb.flashram_pending <= 1'b1;
n64_scb.flashram_write_or_erase <= 1'b0; n64_scb.flashram_write_or_erase <= 1'b0;
n64_scb.flashram_sector_or_all <= 1'b0; n64_scb.flashram_sector_or_all <= 1'b0;
@ -135,8 +135,7 @@ module n64_flashram (
end end
end else begin end else begin
if (reg_bus.address[1] && state != STATE_BUFFER) begin if (reg_bus.address[1] && state != STATE_BUFFER) begin
status[ERASE_BUSY] <= reg_bus.wdata[ERASE_BUSY]; status <= reg_bus.wdata[3:0];
status[WRITE_BUSY] <= reg_bus.wdata[WRITE_BUSY];
end end
end end
end end

6
fw/rtl/n64/n64_scb.sv
View File

@ -22,7 +22,7 @@ interface n64_scb ();
logic flashram_pending; logic flashram_pending;
logic flashram_done; logic flashram_done;
logic [9:0] flashram_sector; logic [9:0] flashram_page;
logic flashram_sector_or_all; logic flashram_sector_or_all;
logic flashram_write_or_erase; logic flashram_write_or_erase;
logic flashram_read_mode; logic flashram_read_mode;
@ -84,7 +84,7 @@ interface n64_scb ();
input flashram_pending, input flashram_pending,
output flashram_done, output flashram_done,
input flashram_sector, input flashram_page,
input flashram_sector_or_all, input flashram_sector_or_all,
input flashram_write_or_erase, input flashram_write_or_erase,
@ -143,7 +143,7 @@ interface n64_scb ();
modport flashram ( modport flashram (
output flashram_pending, output flashram_pending,
input flashram_done, input flashram_done,
output flashram_sector, output flashram_page,
output flashram_sector_or_all, output flashram_sector_or_all,
output flashram_write_or_erase, output flashram_write_or_erase,

60
sw/controller/src/flashram.c
View File

@ -9,15 +9,15 @@
#define FLASHRAM_BUFFER_ADDRESS (0x05002900UL) #define FLASHRAM_BUFFER_ADDRESS (0x05002900UL)
enum operation { typedef enum {
OP_NONE, OP_NONE,
OP_ERASE_ALL, OP_ERASE_ALL,
OP_ERASE_SECTOR, OP_ERASE_SECTOR,
OP_WRITE_PAGE OP_WRITE_PAGE
}; } flashram_op_t;
static enum operation flashram_operation_type (uint32_t scr) { static flashram_op_t flashram_operation_type (uint32_t scr) {
if (!(scr & FLASHRAM_SCR_PENDING)) { if (!(scr & FLASHRAM_SCR_PENDING)) {
return OP_NONE; return OP_NONE;
} }
@ -43,38 +43,44 @@ void flashram_init (void) {
void flashram_process (void) { void flashram_process (void) {
uint32_t scr = fpga_reg_get(REG_FLASHRAM_SCR); uint32_t scr = fpga_reg_get(REG_FLASHRAM_SCR);
enum operation op = flashram_operation_type(scr);
uint8_t page_buffer[FLASHRAM_PAGE_SIZE]; flashram_op_t op = flashram_operation_type(scr);
if (op == OP_NONE) {
return;
}
uint8_t write_buffer[FLASHRAM_PAGE_SIZE]; uint8_t write_buffer[FLASHRAM_PAGE_SIZE];
uint32_t address = FLASHRAM_ADDRESS;
uint32_t erase_size = (op == OP_ERASE_SECTOR) ? FLASHRAM_SECTOR_SIZE : FLASHRAM_SIZE;
uint32_t page = (op != OP_ERASE_ALL) ? ((scr & FLASHRAM_SCR_PAGE_MASK) >> FLASHRAM_SCR_PAGE_BIT) : 0;
address += page * FLASHRAM_PAGE_SIZE;
switch (op) { uint32_t page = ((scr & FLASHRAM_SCR_PAGE_MASK) >> FLASHRAM_SCR_PAGE_BIT);
case OP_ERASE_ALL:
case OP_ERASE_SECTOR: if (op == OP_WRITE_PAGE) {
for (int i = 0; i < FLASHRAM_PAGE_SIZE; i++) { uint8_t page_buffer[FLASHRAM_PAGE_SIZE];
write_buffer[i] = 0xFF;
} uint32_t address = (FLASHRAM_ADDRESS + (page * FLASHRAM_PAGE_SIZE));
for (int i = 0; i < erase_size; i += FLASHRAM_PAGE_SIZE) {
fpga_mem_write(address + i, FLASHRAM_PAGE_SIZE, write_buffer);
}
fpga_reg_set(REG_FLASHRAM_SCR, FLASHRAM_SCR_DONE);
break;
case OP_WRITE_PAGE:
fpga_mem_read(FLASHRAM_BUFFER_ADDRESS, FLASHRAM_PAGE_SIZE, page_buffer); fpga_mem_read(FLASHRAM_BUFFER_ADDRESS, FLASHRAM_PAGE_SIZE, page_buffer);
fpga_mem_read(address, FLASHRAM_PAGE_SIZE, write_buffer); fpga_mem_read(address, FLASHRAM_PAGE_SIZE, write_buffer);
for (int i = 0; i < FLASHRAM_PAGE_SIZE; i++) { for (int i = 0; i < FLASHRAM_PAGE_SIZE; i++) {
write_buffer[i] &= page_buffer[i]; write_buffer[i] &= page_buffer[i];
} }
fpga_mem_write(address, FLASHRAM_PAGE_SIZE, write_buffer);
fpga_reg_set(REG_FLASHRAM_SCR, FLASHRAM_SCR_DONE);
break;
case OP_NONE: fpga_mem_write(address, FLASHRAM_PAGE_SIZE, write_buffer);
default: } else if ((op == OP_ERASE_SECTOR) || (op == OP_ERASE_ALL)) {
break; for (int i = 0; i < FLASHRAM_PAGE_SIZE; i++) {
write_buffer[i] = 0xFF;
}
page &= ~((FLASHRAM_SECTOR_SIZE / FLASHRAM_PAGE_SIZE) - 1);
uint32_t erase_size = (op == OP_ERASE_ALL) ? FLASHRAM_SIZE : FLASHRAM_SECTOR_SIZE;
uint32_t address = (FLASHRAM_ADDRESS + (page * FLASHRAM_PAGE_SIZE));
for (uint32_t offset = 0; offset < erase_size; offset += FLASHRAM_PAGE_SIZE) {
fpga_mem_write(address + offset, FLASHRAM_PAGE_SIZE, write_buffer);
} }
} }
fpga_reg_set(REG_FLASHRAM_SCR, FLASHRAM_SCR_DONE);
}

2
sw/tools/primer.py
View File

@ -679,7 +679,7 @@ if __name__ == '__main__':
sc64_bring_up = SC64BringUp(progress=utils.progress) sc64_bring_up = SC64BringUp(progress=utils.progress)
Utils.log() Utils.log()
Utils.info('[ Welcome to SummerCart64 flashcart board bring-up! ]') Utils.info('[ Welcome to the SummerCart64 flashcart board bring-up! ]')
Utils.log() Utils.log()
Utils.log(f'Serial port: {port}') Utils.log(f'Serial port: {port}')