The-Homebrew-Cloud/Genesis-Plus-GX
2
0
Fork 0
mirror of https://github.com/ekeeke/Genesis-Plus-GX.git synced 2024-11-09 04:15:14 +01:00
Code Issues Packages Projects Releases Wiki Activity

[SCD] fixed typos

Browse Source
This commit is contained in:
EkeEke 2012-11-22 22:10:18 +01:00
parent 46e1894d7a
commit 6804b15f5d
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
source/cd_hw/scd.c
View File

@ -1198,7 +1198,7 @@ void scd_reset(int hard)
/* RESET register always return 1 (register $06 is unused by both sides, it is used for SUB-CPU first register) */ /* RESET register always return 1 (register $06 is unused by both sides, it is used for SUB-CPU first register) */
scd.regs[0x06>>1].byte.l = 0x01; scd.regs[0x06>>1].byte.l = 0x01;
/* Reset TIMER & STOPWATCH counters */ /* Reset Timer & Stopwatch counters */
scd.timer = 0; scd.timer = 0;
scd.stopwatch = 0; scd.stopwatch = 0;

2
source/cd_hw/scd.h
View File

@ -67,7 +67,7 @@ typedef struct
uint8 bram[0x2000]; /* 8K Backup RAM */ uint8 bram[0x2000]; /* 8K Backup RAM */
reg16_t regs[0x100]; /* 256 x 16-bit ASIC registers */ reg16_t regs[0x100]; /* 256 x 16-bit ASIC registers */
uint32 cycles; /* Master clock counter */ uint32 cycles; /* Master clock counter */
int32 stopwatch; /* Clockwatch counter */ int32 stopwatch; /* Stopwatch counter */
int32 timer; /* Timer counter */ int32 timer; /* Timer counter */
uint8 pending; /* Pending interrupts */ uint8 pending; /* Pending interrupts */
uint8 dmna; /* Pending DMNA write status */ uint8 dmna; /* Pending DMNA write status */