Files
sd2snes/verilog/sd2snes_dsp/sd2snes_dsp.xise
Maximilian Rehkopf 5b0f22d411 Ensure MSU-1 data address increment at end of DMA (#208)
* Ensure MSU-1 data address increment at end of DMA

* fix MSU1 address increment for rest of the FPGA cores

* update generated files
2023-03-30 11:09:25 +02:00

43 KiB